

IDENTIFICATION

Product Code: Maindec-08-D71A-D

Product Name: 680 DCS Expanded Static Test

Date Created: May 15, 1967

Maintainer: Diagnostic Group

Author: E. Kenney



1 ABSTRACT

The 680 DCS Expanded Static Test consists of two independent test sequences intended to verify correct operation of the IOT instructions and control logic associated with the 680 Data Communications System. Test failures will result in a processor halt at a halt location associated with the failing test. Each test halt is interpreted as to failing test sequence, suggested failure source (where possible), and program restart instructions.

2 REQUIREMENTS2.1 Storage

<u>Test</u>	<u>Starting Address</u>	<u>End Address</u>	
Line Clock Test	0200	0513	(Section 4)
IOT and Control Test	0674	2706	(Section 5)

2.2 Equipment

Minimum configuration PDP-8

Minimum configuration 680 DCS (i.e., 681 Data Line Interface and 685 Multiplexer Control)

3 PROGRAM LOADING

- a. If the Binary Loader is resident in memory proceed to step b. Otherwise load the Binary Loader into memory.
- b. Set the AC switch register to 7777 and depress the LOAD ADDRESS key. Then depress the START key.
- c. Place the 680 DCS Expanded Static Test in the keyboard reader and turn the reader on.
- d. When the binary program tape has been completely read into memory, the AC should contain zero indicating correct program tape checksum.

4 LINE CLOCK TEST4.1 General Description

The line clock test verifies correct execution of the three IOT instructions associated with a specified clock number, and correct operation of the logic associated with each clock.

The three IOT Instructions are listed below:

<u>IOT</u>	<u>Octal Value</u>	<u>Operation</u>
TTXSKP	64Y1	Skip if specified clock flag is set
TTXON	64Y4	Reset and enable specified clock flag
TTXOFF	64Y2	Reset and disable specified clock flag

NOTE: X = 1, 2, 3, or 4 and Y = 2, 3, 4, or 5, respectively

MAINDEC-08-D71A-D

With SR 2 set, the time intervals in microseconds of eight successive clock interrupts will be typed on the Model 33 Teleprinter.

The following chart lists the correct interrupt time intervals for various clock speeds:

Crystal Frequency	Line Baud Rate	Bit Time	Interrupt Time Interval (μ sec)
14.08 kc	110	9.09 ms	1136
9.6 kc	75	13.3 ms	1665
6.4 kc	50	20.0 ms	2500
5.76 kc	45	22.2 ms	2780

NOTE: The interrupt time intervals will be reported within a tolerance of 1 percent.

The following example is the interrupt time interval report for clock no. 1 (110 baud):

CLOCK 1
1132 1124 1132 1132 1124 1132 1132 1132

4.2 Operating Procedure

- a. Set SR to 0200 and depress LOAD ADDRESS
- b. Select number of clock to be tested (SR 9, 10, and 11):
Clock No. 1 - SR 11 set; SR 9 and 10 reset
Clock No. 2 - SR 10 set; SR 9 and 11 reset
Clock No. 3 - SR 10 and 11 set; SR 9 reset
Clock No. 4 - SR 9 set; SR 10 and 11 reset
- c. Select desired program control according to the following Switch Register Summary.

SR0 Set - Halt when error occurs
Reset - Bypass halt and continue to cycle

SR1 Set - Normal test sequence consists of
 1. Reset and disable all clocks (TTXOFF)
 2. Reset and enable specified clock (TTXON)
 3. Enter Interrupt timer loop and wait for clock interrupt
 4. Verify interrupt from specified clock and repeat steps 2 and 3, indefinitely
(Interrupt time intervals are not stored or reported.)
Reset - Normal test sequence consists of
 1. Reset and disable all clocks (TTXOFF)
 2. Reset and enable specified clock (TTXON)
 3. Enter interrupt time loop and wait for clock interrupt
 4. Verify interrupt from specified clock and store interrupt time interval
Repeat steps 2, 3, and 4, eight times
 5. After eight clock interrupts, reset and disable clock and return to interrupt timer loop to verify correct execution of the TTXOFF instruction
 6. When the interrupt timer expires (4MS), the eight stored interrupt time intervals may be typed (SR 2 set) and the test sequence is restarted at step 1 (SR 3 reset)

SR2 Set - Type eight successive clock interrupt time intervals
 Reset - Bypass type routine

SR3 Set - Halt at completion of clock test (step 6)
 Reset - Continuously cycle through steps 1-6

SR4 Set - Ring bell if error is detected
 Reset - Bypass bell

d. Depress START. Clock test will now cycle. Note: Since the program stores the clock number specified in SR 9, 10, and 11 each time it recycles, the number of the clock to be tested may be changed while the clock test is cycling.

4.3 Description of Clock Test Error Halts

All clock test halts are referenced by an absolute octal memory address (halt location), and a mnemonic tag (halt tag). The Description of Halt associated with each program halt provides a statement of conditions leading to the halt and the program sequence following depression of CONTINUE.

NOTE: Except where otherwise specified, selection of bypass error halt (SRO Reset) will result in the program sequence described for Continue.

<u>Halt Location</u>	<u>Halt Tag</u>	<u>Description of Halt</u>
206	ECT1	Operator selected nonexistent clock number (i.e., neither clock no. 1, 2, 3, or 4 was specified). Select desired clock number and depress CONTINUE. (SR 0 will not cause this halt to be bypassed.)
072	ECT2	Interrupt resulting from incorrect clock flag. AC contains number of clock causing error. Depress CONTINUE to reset and disable all clock flags, enable the clock specified by SR 9, 10, and 11, and restart clock test. Note: If error halts are bypassed (SR 0 reset) the clock causing the error will be reset and disabled and the clock test will continue.
134	ECT3	Interrupt resulting from source other than the 680 clock flags (1, 2, 3, and 4) or the Model 33 Teletypewriter flag. Depress CONTINUE to restart clock test at location 200.
257	ECT4	Specified clock did not generate an interrupt within 4 ms after being enabled. Depress CONTINUE to restart clock test at location 200.

<u>Halt Location</u>	<u>Halt Tag</u>	<u>Description of Halt</u>
466	ECT5	Specified clock generated an interrupt within 4 ms after being disabled. Depress CONTINUE to reset and disable clock and reenter interrupt timer.
512	ECT	End of clock test (SR 3 set). Depress CONTINUE to restart clock test at location 200.

5 IOT AND CONTROL TEST

5.1 General Description

The IOT and control test is divided into 3 groups of related subtests involving:

- a. 681 and 685 device selection (40 and 41, respectively).
- b. IOT instructions (listed below) line selection register (LSR) and control logic associated with the 685.

<u>IOT</u>	<u>Octal Value</u>	<u>Operation</u>
TTCL	6411	Clear the LSR to 0
TTSL	6412	Load LSR from AC and clear AC to 0 (AC 5-11 inclusive or to LSR 0-6)
TTRL	6414	Load AC from LSR (LSR 0-6 inclusive OR to AC 5-11)
TTINCR	6401*	Increment the LSR by 1

*Decoded in 681

- c. IOT instructions (listed below) and control logic associated with the 681 Data Line Interface.

<u>IOT</u>	<u>Octal Value</u>	<u>Operation</u>
TTI	6402	Transfer data from the 681 to the computer's MB register
TTO	6404	Transfer data from the AC to the 685

Execution of the IOT and control test does not require any connection of input data lines to output data lines. (Line no. 177 will be addressed during any tests requiring a mark level on the input data line.)

5.2 Operating Procedure

- a. Set SR to 0674 and depress LOAD ADDRESS.
- b. Select desired program control according to the following Switch Register Summary:
 - SR0 Set - Halt when error occurs
Reset - Disregard error, bypass halt and continue to cycle
 - SR1 Set - Scope mode (don't test for error, loop in current test)
Reset - Normal test cycle

- SR2 Set - Verify mode (test for errors, cycle in current test)
 Reset - Cycle through all tests
- SR3 Set - Halt at completion of all tests
 Reset - Repeat all tests
- SR4 Set - Ring bell if error is detected
 Reset - Bypass bell
- SR5 Set - Ring bell after 680 complete test cycles (approximately 10 sec.)
 Reset - Bypass bell

c. Depress START - The IOT and control test will be executed

5.3 Description of IOT and Control Test Error Halts

All test halts are referenced by an absolute octal memory address (halt location) and a mnemonic tag (halt tag). The Description of Halt associated with each program halt provides a statement of conditions leading to the halt and the program sequence following depression of CONTINUE.

NOTE: All 680 clocks are disabled during execution of the IOT and control test; the interrupt system is enabled (ION).

a. All error halts are listed below their associated subtest mnemonic and starting address.

NOTE: DST = 681-685 Device selection test group
 LSR = 685 Line selection register test group
 TS681 = 681 IOT and control test group

<u>Octal Location</u>	<u>Halt Tag</u>	<u>Description of Halt</u>
160	BADINT	Interrupt occurred from source other than the Model 33 Teleprinter flag. Depress CONTINUE to clear and disable all 680 clock flags and return to the particular test in progress. (Note: The return address is stored in location 0)
722	ERDST1	Test DSTA - (location 674) AC before execution = 4000; the 685 is addressed via IOT 6414 (TTRL). Expected contents of AC = 4000; actual results are displayed in the AC IOT 6414 should affect AC 5-11 only. If resulting AC = 2000, IOT 6414 may have been decoded in 681 as IOT 6404 Depress CONTINUE to repeat test DSTA

MAINDEC-08-D71A-D

<u>Octal Location</u>	<u>Halt Tag</u>	<u>Description of Halt</u>
746	ERDST2	<p>Test DSTB - (location 724)</p> <p>AC before execution = 0000; the 681 is addressed via IOT 6404 (TTO). Expected contents of AC = 0000; actual results are displayed in the AC</p> <p>If AC 5-11 ≠ 0, IOT 6404 may have been decoded in 685 as IOT 6414</p> <p>Depress CONTINUE to repeat test DSTB</p> <p>Test LSRA - (location 1000)</p>
1017	ERLSR1	<p>AC before execution = 7777; the 685 is addressed via IOT 6412 (TTSL). Expected contents of AC = 0000; actual results are displayed in the AC</p> <p>IOT 6412 should clear the AC to 0 at IOP2 time</p> <p>Depress CONTINUE to repeat test LSRA</p> <p>Test LSRB - (location 1023)</p>
1044	ERLSR2	<p>AC before execution = 7777; the 685 is addressed via IOT 6411 (TTCL). Expected contents of AC = 7777; actual results are displayed in the AC</p> <p>IOT 6411 should not effect the AC</p> <p>Depress CONTINUE to repeat test LSRB</p> <p>Test LSRC - (location 1046)</p>
1067	ERLSR3	<p>AC before execution = 7777; the 685 is addressed via IOT 6414 (TTRL). Expected contents of AC = 7777; actual results are displayed in the AC</p> <p>The inclusive OR transfer of the LSR to AC should not affect the contents of the AC (regardless of the contents of the LSR)</p> <p>Depress CONTINUE to repeat test LSRC</p> <p>Test LSRD - (location 1071)</p>
1113	ERAC1	<p>IOT 6412 (TTSL) associated with this subtest failed to clear the AC</p> <p>Depress CONTINUE to reexecute test LSRA</p>
1121	ERLSR4	<p>With the AC preset to 7777, IOT 6412 (TTSL) is issued to load the LSR with 177 and clear the AC to 0</p> <p>With the AC = 0000, IOT 6414 (TTRL) is issued to load the AC with the contents of the LSR. Expected contents of AC = 0177; actual results are displayed in the AC.</p> <p>Error could be a result of incorrect execution of IOT 6412 or IOT 6414, or both</p> <p>Depress CONTINUE to repeat test LSRD</p>

<u>Octal Location</u>	<u>Halt Tag</u>	<u>Description of Halt</u>
		Test LSRE - (location 1125)
1156	ERAC2	IOT 6412 (TTSL) associated with this subtest failed to clear the AC Depress CONTINUE to reexecute test LSRA
1164	ERLSR5	The LSR is loaded with 177 twice, via two sequential IOT 6412 instructions (TTSL). With the AC = 0000, IOT 6414 (TTRL) is issued to load the AC with the contents of LSR. Expected contents of LSR and AC = 0177; actual results are displayed in the AC. Error indicates problem in inclusive OR gating of LSR flip-flops Depress CONTINUE to repeat test LSRE
		Test LSRF - (location 1200)
1227	ERAC3	IOT 6412 (TTSL) associated with this subtest failed to clear the AC Depress CONTINUE to reexecute test LSRA
1235	ERLSR6	The LSR is sequentially loaded with 177 and 000 via two IOT 6412 (TTSL) instructions With the AC = 0000, IOT 6414 (TTRL) is issued to load the AC with the contents of the LSR. Expected contents of LSR and AC = 0177; actual results are displayed in the AC Error indicates problem in inclusive OR gating of LSR flip-flops Depress CONTINUE to repeat test LSRF
		Test LSRG - (location 1240)
1262	ERAC4	IOT 6412 (TTSL) associated with this subtest failed to clear the AC Depress CONTINUE to reexecute test LSRA
1267	ERLSR7	The LSR is loaded with 177 via IOT 6412 (TTSL). IOT 6411 (TTCL) and 6414 (TTRL) are sequentially issued to reset the LSR to 0 and transfer the LSR to the AC Expected contents of LSR and AC = 000; actual results are displayed in the AC Error indicates incorrect execution of IOT 6411 (TTCL) Depress CONTINUE to repeat test LSRG
		Test LSRH - (location 1271)
1315	ERAC5	IOT 6412 (TTSL) associated with this subtest failed to clear the AC Depress CONTINUE to reexecute test LSRA

MAINDEC-08-D71A-D

<u>Octal Location</u>	<u>Halt Tag</u>	<u>Description of Halt</u>
1323	ERLSR8	<p>The LSR is cleared to 0 via IOT 6411 (TTCL). With the AC = 0125, IOT 6412 (TTSL) is issued to set LSR 0, 2, 4, and 6 to 1. IOT 6414 (TTRL) is then issued to load the AC with the contents of the LSR</p> <p>Expected contents of LSR and AC = 125; actual results are displayed in the AC</p> <p>Depress CONTINUE to repeat test LSRH</p>
1353	ERAC6	<p>Test LSRI - (location 1327)</p> <p>IOT 6412 (TTSL) associated with this subtest failed to clear the AC</p> <p>Depress CONTINUE to reexecute test LSRA</p>
1361	ERLSR9	<p>The LSR is cleared to 0 via IOT 6411 (TTCL). With the AC = 0052, IOT 6412 (TTSL) is issued to set LSR 1, 3 and 5 to 1. IOT 6414 (TTRL) is then issued to load the AC with the contents of the LSR</p> <p>Expected contents of LSR and AC = 052; actual results are displayed in the AC</p> <p>Depress CONTINUE to repeat test LSRI</p> <p>Test LSRJ - (location 1400)</p>
1431	ELSR10	<p>The LSR is sequentially cleared, loaded and read for all bit configurations (000-177) via IOT 6417</p> <p>The expected contents of LSR and AC following execution of IOT 6417 are displayed in the AC</p> <p>Depress CONTINUE to cause the actual results to be displayed in the AC</p> <p>Depress CONTINUE again to repeat test LSRJ with the failing bit configuration</p> <p>Note: Selection of scope mode (SR1) causes the error check to be bypassed and the current bit configuration to be cycled continuously</p> <p>Selection of verify mode (SR2) allows the error check to be performed and all bit configurations (000-177) to be cycled continuously</p> <p>Test LSRK - (location 1441)</p>
1500	ELSR11	<p>The LSR is initially cleared to 0 via IOT 6411 (TTCL)</p> <p>The LSR is now incremented from 001 through 000, via successive IOT 6401 (TTINCR) instructions. The contents of the LSR are read and compared following each IOT 6401 instruction</p> <p>The expected contents of the LSR are displayed in the AC</p> <p>Depress CONTINUE to cause the actual results to be displayed in the AC</p> <p>Depress CONTINUE again to repeat test LSRK for the failing bit configuration</p>

<u>Octal Location</u>	<u>Halt Tag</u>	<u>Description of Halt</u>
		<p>Note: Selection of scope mode (SR1) causes the error check to be bypassed and the current bit configuration to be cycled continuously</p> <p>Selection of verify mode (SR2) allows the error check to be performed and the LSR to be continuously incremented from 001 through 000</p>
		TS681A - (location 1600)
		The 681 Data line Interface is addressed via IOT 6400 (NOP). The 681 should take no action and the next instruction in sequence should be executed.
1625	ERTTO1	<p>The instruction immediately following IOT 6400 was not executed</p> <p>Error could be a result of incorrect generation of skip enable</p> <p>Depress CONTINUE to repeat test TS681A</p>
1631	ERTTO2	<p>Two instructions immediately following IOT 6400 were not executed</p> <p>Error indicates that IOT 6400 was incorrectly interpreted as IOT 6402 (TTI)</p> <p>Depress CONTINUE to repeat test TS681A</p>
1635	ERTTO3	<p>The link bit was cleared to 0 indicating that IOT 6400 was incorrectly interpreted as IOT 6404 (TTO)</p> <p>Depress CONTINUE to repeat test TS681A</p>
		TS681B - (location 1641)
		With the AC = 0000 and the Link = 1, IOT 6404 (TTO) is issued. Following execution of IOT 6404 the AC and Link should contain 0.
1663	ERTTO4	<p>The Link contained 1 following execution of IOT 6404</p> <p>The resulting contents of the AC and Link are displayed</p> <p>Check operation of zero Link and RAR in the 681</p> <p>Depress CONTINUE to repeat test TS681B</p>
1670	ERTTO5	<p>The Link was reset but AC0 was set to 1. The resulting contents of the Link and AC are displayed</p> <p>Check operation of zero Link</p> <p>Depress CONTINUE to repeat test TS681B</p>
		TS681C - (location 1672)
1715	ERTTO6	<p>With the AC = 4001 and Link = 1, IOT 6404 (TTO) is issued. If IOT 6404 is executed correctly the Link will be cleared to 0, AC 11 will be inhibited from shifting into the Link and AC 0-10 will be shifted one place to the right. The expected test results are AC = 2000 and Link = 0; the actual test results are displayed</p>

MAINDEC-08-D71A-D

<u>Octal Location</u>	<u>Halt Tag</u>	<u>Description of Halt</u>										
1723	ERTTO7	<p>Link was not reset to 0. Assuming TS681B was executed correctly, this error indicates failure of Link rotate disable</p> <p>Depress CONTINUE to repeat test TS681C</p>										
		<p>AC did not contain 2000 indicating incorrect execution of RAR</p> <p>Depress CONTINUE to repeat test TS681C</p>										
		TS681D - (location 1727)										
		<p>With the AC = 5252 and Link = 0, IOT 6404 (TTO) is issued. Expected test results are AC = 2525 and Link = 0. The actual test results are displayed</p>										
1751	ERTTO8	<p>Link was set to 1. Check for incorrect execution of CML</p> <p>Depress CONTINUE to repeat test TS681D</p>										
1760	ERTTO9	<p>AC did not contain 2525 following execution of IOT 6404. Check execution of RAR</p> <p>Depress CONTINUE to repeat test TS681D</p>										
		TS681E - (location 2000)										
		<p>This test verifies correct execution format of IOT 6402 (TTI)</p> <p>IOT 6402 instruction format:</p> <table> <tr> <td>Location A (6402)</td> <td>TTI Instruction</td> </tr> <tr> <td>A+1 (LSW)</td> <td>Line Status Word</td> </tr> <tr> <td>A+2 (CAW)</td> <td>Character Assembly Word</td> </tr> <tr> <td>A+3 (XXXX)</td> <td>Next Instruction in Sequence</td> </tr> <tr> <td>A+4 (XXXX)</td> <td></td> </tr> </table>	Location A (6402)	TTI Instruction	A+1 (LSW)	Line Status Word	A+2 (CAW)	Character Assembly Word	A+3 (XXXX)	Next Instruction in Sequence	A+4 (XXXX)	
Location A (6402)	TTI Instruction											
A+1 (LSW)	Line Status Word											
A+2 (CAW)	Character Assembly Word											
A+3 (XXXX)	Next Instruction in Sequence											
A+4 (XXXX)												
2020	ERTTI1	<p>The contents of A+1 were incorrectly interpreted as an instruction. Check for generation of the S cycle and its associated control functions (e.g., TTSET, PC → MA, Enable, Spec. cycle)</p> <p>Depress CONTINUE to repeat test TS681E</p>										
2024	ERTTI2	<p>Location A+1 was correctly interpreted as the LSW but A+2 was incorrectly interpreted as an instruction.</p> <p>Check for correct operation of skip bus in enable during the S cycle</p> <p>Depress CONTINUE to repeat test TS681E</p>										
2030	ERTTI3	<p>The instruction in location A+4 was the first instruction executed after completion of the TTI instruction. Since A+3 was not executed check for incorrect (extra) skip enable during the S cycle</p> <p>Depress CONTINUE to repeat test TS681E</p>										

<u>Octal Location</u>	<u>Halt Tag</u>	<u>Description of Halt</u>
		TS681F - (location 2034) See IOT 6402 format (pg. 10)
		With the LSW and CAW preset to 2000, IOT 6402 (TTI) is issued Correct execution of IOT 6402 should result in the contents of LSW shifted one position to the right with LSW0 = 0 (resulting LSW = 1000). The CAW should be unmodified (resulting CAW = 2000) Note: The LSR is loaded with 177 before the test is executed
2073	ERTTI4	Resulting LSW \neq 1000. Actual results are displayed in the AC. Check operation of shift MB Depress CONTINUE to repeat test TS681F
2104	ERTTI5	The LSW was shifted correctly but LSW0 = 1 indicates a start level on the Teletype data in lead. Check operation of MBO shift enable. (Resulting LSW is displayed in the AC) Depress CONTINUE to repeat test TS681F
2115	ERTTI6	LSW 9, 10, and 11 were \neq 0 following execution of IOT 6402 indicating incorrect execution of count MB Depress CONTINUE to repeat test TS681F
2121	ERTTI7	Resulting LSW \neq 1000. Actual results are displayed in the AC. Check for a combination of the above three error conditions Depress CONTINUE to repeat test TS681F
2127	ERTTI8	CAW was modified; results are displayed in the AC Check for incorrect generation of C cycle. (C cycle should be executed only when LSW0 = 1 and LSW 9, 10, and 11 = 0, 1, 1, respectively) Depress CONTINUE to repeat test TS681F
		TS681G - (location 2200) See IOT 6402 format (pg. 10)
		With the CAW preset to 4000 and the LSW present to the condition required for entry into the C cycle (LSW = 4003), IOT 6402 (TTI) is issued. Correct execution of IOT 6402 should result in LSW = 4004 and CAW = 6000 Note: The LSR is preloaded with 177
2234	ERTTI9	LSW \neq 4004. Check operation of count MB, shift MB and MBO shift enable. (The actual LSW results are displayed in the AC) Depress CONTINUE to repeat test TS681G

MAINDEC-08-D71A-D

<u>Octal Location</u>	<u>Halt Tag</u>	<u>Description of Halt</u>
2246	ETTI10	CAW \neq 6000. (Actual CAW results are displayed in the AC). Check C cycle execution (e.g., shift MB, MBO shift enable, TTSET, etc.) Depress CONTINUE to repeat test TS681G
2252	ETTI11	CAW \neq 6000, contents of location A+3 were modified (Actual results of CAW are displayed in the AC) Check for incorrect skip enable during the S cycle Depress CONTINUE to repeat test TS681G TS681H - (location 2262) See IOT 6402 format, (pg. 10) IOT 6402 (TTI) is issued with successive LSW counts of 4, 5, 6, 7, 0, '1 and 2 (i.e., 4004 - 4002) The LSW and CAW are examined after each TTI execution to insure correct execution of count MB and correct LSW count interpretation Note: The LSR is preloaded with 177
2340	ETTI12	LSW0 was reset to 0 (resulting LSW is displayed in AC) Check operation of S cycle MB shift Depress CONTINUE to repeat test TS681H
2347	ETTI13	The LSW count was not correct following execution of IOT 6402. The expected contents of the LSW are displayed in the AC Depress CONTINUE to display the actual LSW results Depress CONTINUE again to retest failing count
2361	ETTI14	The CAW was modified indicating incorrect entry into C cycle. (Expected contents of CAW = 4000, actual CAW results displayed in AC) Depress CONTINUE to retest failing count Note: Selection of scope mode (SR1) causes the error check to be bypassed and the current LSW count to be cycled continuously Selection of verify mode (SR2) allows error check to be performed and LSW counts 4 through 2 to be continuously tested TS681I - (location 2400) This test verifies correct operation of MBO (1) shift enable and MB1-11 (1) shift
2440	ERMBS1	Incorrect MB shift results. Expected results are displayed in the AC Depress CONTINUE to display the actual MB shift results in the AC Depress CONTINUE again to retest failing MB shift Note: Selection of scope mode (SR1) causes the MB shift error check to be bypassed and the current MB shift configuration to be cycled continuously

<u>Octal Location</u>	<u>Halt Tag</u>	<u>Description of Halt</u>
		Selection of verify mode (SR2) allows the MB shift error check to be performed and the full MB shift test to be cycled continuously TS681J - (location 2456)
		This test verifies correct operation of MB1-11 (0) shift
2517	ERMBS2	Incorrect MB shift results. Expected results are displayed in the AC Depress CONTINUE to display the actual MB shift results in the AC Depress CONTINUE again to retest failing MB shift (See note for TS681I) TS681K - (location 2600)
		This test verifies correct operation of MB shift via a shift pattern of alternate 1s and 0s
2654	ERMBS3	Incorrect MB shift results. Expected results are displayed in the AC Depress CONTINUE to display the actual MB shift results in the AC Depress CONTINUE again to retest failing MB shift (See note for TS681I)
2674	ENDTST	End of Static Test. Depress CONTINUE to repeat all tests.

6 MISCELLANEOUS

It is suggested that the IOT and Control Test be run with appropriate voltage margins before attempting to execute the 680 DCS Data and Control Test (MAINDEC-08-D72A-D).

7 PROGRAM LISTING

/680 DCS EXPANDED STATIC TEST

/IOT INSTRUCTION DEFINITIONS

TT1OFF=6422
TT2OFF=6432
TT3OFF=6442
TT4OFF=6452

TT1ON=6424
TT2ON=6434
TT3ON=6444
TT4ON=6454

TT1SKP=6421
TT2SKP=6431
TT3SKP=6441
TT4SKP=6451

MAINDEC-08-D71A-LA

/SWITCH REGISTER SETTINGS FOR IOT AND CONTROL TEST:

/
/SR0 - HALT ON ERROR
/SR1 - SCOPE MODE (DON'T TEST FOR ERROR, LOOP IN CURRENT TEST)
/SR2 - VERIFY MODE (TEST FOR ERRORS, LOOP IN CURRENT TEST)
/SR3 - HALT AT COMPLETION OF STATIC TEST
/SR4 - SIGNAL ERROR WITH BELL
/SR5 - SIGNAL COMPLETION OF 4096 TEST CYCLES:

/SWITCH REGISTER SETTINGS FOR 680 CLOCK TEST:

/SR0 - HALT ON ERROR
/SR1 - SCOPE MODE
/SR2 - TYPE 8 SUCCESSIVE INTERRUPT TIME INTERVALS, (SR1 RESET)
/SR3 - HALT AT COMPLETION OF CLOCK TEST
/SR4 - SIGNAL ERROR WITH BELL

/PAGE ZERO: CONSTANTS AND SUBROUTINES

*0

1000	0000		
1001	3010	INTRPT, DCA KEEPAC	/STORE AC
1002	7010	HAR	
1003	3011	DCA STORL	/STORE LINC
1004	5142	JMP CHTPTR	/TEST FOR TELEPRINTER FLAG
1005	0345	CLSURR, JMPCL1-1	
1006	0000	COUNT, 0	/CONTAINS CLOCK INTERRUPT COUNT IN MSEC
1007	0000	FSTPAS, 0	/EQUALS ZERO TO SIGNIFY 1ST CLOCK INTERRUPT
1010	0000	KEEPAC, 0	
1011	0000	STORL, 0	
1012	0000	INTSTA, 0	
1013	0200	MSKSRA, 0200	
1014	0207	BELL, 0207	
1015	4000	MSKSRA, 4000	

MAINDEC-08-D71A-LA

```

*0W2W
/DECODE SWITCH REGISTER 0
1020 V000 SR0,      0
1021 7604 CLA DSR
1022 F015 AND MSKSR0
1023 7640 SZA CLA
1024 2020 ISZ SR0           /ADD ONE TO RETURN ADDRESS IF SR0 IS SET
1025 7604 CLA DSR
1026 V013 AND MSKSR4
1027 7640 SZA CLA           /RING BELL?
1030 F032 JMP .+2           /YES
1031 F420 JMP I SR0          /NO
1032 F002 IOF
1033 1014 TAD RELL
1034 F046 TLS
1035 6041 6041           /SKIP ON TELEPRINTER FLAG
1036 F035 JMP .-1
1037 7300 CLA CLL
1040 F001 ION
1041 F420 JMP I SR0

/DECODE SWITCH REGISTER 1
1042 V000 SR1,      0
1043 7604 CLA DSR
1044 V050 AND MSKSR1
1045 7640 SZA CLA
1046 2042 ISZ SR1           /ADD ONE TO RETURN ADDRESS IF SR1 IS SET
1047 F442 JMP I SR1
1050 2000 MSKSR1,      2000

/DECODE SWITCH REGISTER 2
1051 P000 SR2,      0
1052 7604 CLA DSR
1053 P057 AND MSKSR2
1054 7640 SZA CLA
1055 2051 ISZ SR2           /ADD ONE TO RETURN ADDRESS IF SR2 IS SET
1056 F451 JMP I SR2
1057 1000 MSKSR2,      1000

/DECODE SWITCH REGISTER 3
1060 V000 SR3,      0
1061 7604 CLA DSR
1062 P066 AND MSKSR3
1063 7640 SZA CLA
1064 2060 ISZ SR3           /ADD ONE TO RETURN ADDRESS IF SR3 IS SET
1065 F460 JMP I SR3
1066 V400 MSKSR3,      0400

```

MAINDEC-08-D71A-LA

/COME HERE IF WRONG CLOCK INTERRUPTS

	/CLOCK1 IN ERROR		
1067	4020	ERCL1,	JMS SR0
1070	5074	JMP .+4	/DO WE WISH TO HALT? (SR0 SET)
1071	1126	TAD ONE	/DON'T HALT
1072	7402	ECT2, HLT	/HALT AND DISPLAY ERROR CLOCK NUMBER
1073	5477	JMP I ARSTRT	/RE-INITIALIZE CLOCK TEST
1074	6422	TT10FF	/RESET AND DISABLE CLOCK FLAG1
1075	5500	JMP I AINTON	/RETURN TO TIMER
1076	1232	ACLFLG, CLRFLG	
1077	1200	ARSTRT, SELECT	
1100	1233	AINTON, INTON-1	
	/CLOCK2 IN ERROR		
1101	4020	ERCL2,	JMS SR0
1102	5106	JMP .+4	/DO WE WISH TO HALT? (SR0 SET)
1103	1127	TAD TWO	/DON'T HALT
1104	5072	JMP ECT2	/HALT AND DISPLAY ERROR CLOCK NUMBER
1105	5477	JMP I ARSTRT	/RE-INITIALIZE CLOCK TEST
1106	6432	TT20FF	/RESET AND DISABLE CLOCK FLAG2
1107	5500	JMP I AINTON	/RETURN TO TIMER
	/CLOCK3 IN ERROR		
1110	4020	ERCL3,	JMS SR0
1111	5115	JMP .+4	/DO WE WISH TO HALT? (SR0 SET)
1112	1130	TAD THREE	/DON'T HALT
1113	5072	JMP ECT2	/HALT AND DISPLAY ERROR CLOCK NUMBER
1114	5477	JMP I ARSTRT	/RE-INITIALIZE CLOCK TEST
1115	6442	TT30FF	/RESET AND DISABLE CLOCK FLAG 3
1116	5500	JMP I AINTON	/RETURN TO TIMER
	/CLOCK4 IN ERROR		
1117	4020	ERCL4,	JMS SR0
1120	5124	JMP .+4	/DO WE WISH TO HALT? (SR0 SET)
1121	1131	TAD FOUR	/DON'T HALT
1122	5072	JMP ECT2	/HALT AND DISPLAY ERROR CLOCK NUMBER
1123	5477	JMP I ARSTRT	/RE-INITIALIZE CLOCK TEST
1124	6452	TT40FF	/RESET AND DISABLE CLOCK FLAG 4
1125	5500	JMP I AINTON	/RETURN TO TIMER
1126	0001	ONF,	0001
1127	0002	TWO,	0002
1130	0003	THREE,	0003
1131	0004	FOUR,	0004

MAINDEC-08-D71A-LA

```

        /INTERRUPT FROM UNDETERMINED SOURCE
.1132 4020 NOFLAG,      JMS SR0          /DO WE WISH TO HALT?
.1133 5477 JMP I ARSTRT    /DON'T HALT
.1134 7402 ECT3,        HLT          /UNDETERMINED INTERRUPT SOURCE
.1135 5477 JMP I ARSTRT

.1136 0000 TIMOUT,      0          /CLOCK INTERRUPT AND TIME-OUT STATUS
.1137 0000 CLOCK,       0          /CONTAINS NUMBER OF CLOCK BEING TESTED
.1140 0000 STORAC,      0
.1141 0000 AUXAC,       0

.1142 A041 CHTPTR,      TSF          /SKIP IF TELEPRINTER FLAG SET
.1143 5153 JMP CHKINT
.1144 6042 TCF          /CLEAR TELEPRINTER FLAG

        /RESUME NORMAL PROGRAM SEQUENCE
.1145 7300 RNPS,        CLA CLL
.1146 1011 TAD STORL
.1147 7004 RAL          /RESTORE LINC BIT
.1150 1010 TAD KEEPAC   /RESTORE AC
.1151 6001 ION
.1152 5400 JMP I INTRPT-1

        /TEST INTERRUPT STATUS
.1153 1136 CHKINT,      TAD TIMEOUT
.1154 7500 SMA          /SKIP IF INTERRUPT ERROR HAS OCCURRED
.1155 5405 JMP I CLSURR   /TEST FOR SPECIFIED CLOCK FLAG
.1156 4020 JMS SR0        /HALT ON ERROR?
.1157 5161 JMP .+2        /NO
.1160 7402 RADINT,      HLT          /HALT DUE TO INTERRUPT ERROR

        /CLEAR AND DISABLE ALL 680 CLOCK FLAGS
.1161 6422 TT1OFF
.1162 6432 TT2OFF
.1163 6442 TT3OFF
.1164 6452 TT4OFF
.1165 5145 JMP RNPS

```

MAINDEC-08-D71A-LA

/680 DCS EXPANDED STATIC TEST

/LINE CLOCK TEST

*2W0

/OPERATOR MUST SPECIFY CLOCK NUMBER 1, 2, 3 OR 4

1240	7604	SELECT, CLA OSR	/BRING S.R. INTO A.C.
1241	V342	AND MASK1	/DISREGARD AC0-AC8
1242	3137	DCA Z CLOCK	/STORE CLOCK SELECTION
1243	1137	TAD Z CLOCK	
1244	7440	SZA	/VERIFY THAT CLOCK 1-4 IS SELECTED
1245	5210	JMP .+3	
1246	7402	ECT1, HLT	/OPERATOR SELECTED NON EXISTANT CLOCK
1247	5200	JMP SELECT	
1248	1343	TAD M5	
1249	7500	SMA	/SKIP ON MINUS AC
1250	5206	JMP .-4	

/OPERATOR SELECTED EXISTANT CLOCK-PROCEED WITH TEST

1251	7300	RESTRRT, CLA CLL	/SET UP CLOCK SUBROUTINE ADDRESS POINTER
1252	1345	TAD JMPADD	
1253	1137	TAD Z CLOCK	
1254	3005	DCA Z CLSURN	/CLSUBR NOW POINTS TO CORRECT CLOCK
1255	3136	DCA Z TIMOUT	/SUBROUTINE
1256	3007	DCA FSTPAS	/RESET TIME-OUT ADDRESS POINTER
1257			/RESET FIRST PASS INDICATOR

/RESET AND DISABLE ALL CLOCK FLAGS, (64X2)

1258	6422	TT1OFF
1259	6432	TT2OFF
1260	6442	TT3OFF
1261	6452	TT4OFF

/ENABLE SELECTED CLOCK

1262	1137	TAD Z CLOCK	
1263	7106	CLL RTL	
1264	7004	RAL	
1265	1352	TAD ALLCLK	
1266	3232	DCA CLRFLG	
1267	6424	CLRFLG, 6424	/THIS INSTRUCTION IS MODIFIED TO ENABLE
1268	1007	TAD Z FSTPAS	/SPECIFIED CLOCK
1269	6001	INTON, ION	/ENABLE THE INTERRUPT SYSTEM
1270	7640	SZA CLA	
1271	5241	JMP TIMER+1	/DON'T RESET COUNT IF FSTPAS IS ONE
1272	5240	JMP TIMER	

MAINDEC-08-D71A-LA

/CLOCK INTERRUPT TIMER

```

1240 3006 TIMER,      DCA COUNT           /RESET INTERRUPT TIMER
1241 1354 TAD M412
1242 3353 DCA PASS
1243 1006 ADD,      TAD COUNT          /PRESET INTERRUPT TIME OUT COUNTER
1244 1355 TAD TIME
1245 3006 DCA COUNT
1246 7000 NOP
1247 2353 ISZ PASS
1250 5243 JMP ADD

```

/COME HERE IF INTERRUPT TIME OUT RESULTS

```

1251 6002 IOF
1252 1136 TAD Z TIMOUT           /DISABLE INTERRUPT SYSTEM
1253 7440 SZA
1254 5744 JMP I AEXIT           /EXAMINE TIME OUT STATUS INDICATOR

```

/TIMEOUT NOT EXPECTED

```

1255 4020 JMS Z SR0           /DO WE HALT ON ERRORS? (S.R.0 SET)
1256 5213 JMP RESTRT          /NO! RESTART TEST
1257 7402 ECT4,      HLT
1260 5213 JMP RESTRT          /NO INTERRUPT FROM SELECTED CLOCK

```

/OPERATOR MAY RESTART TEST BY DEPRESSING CONTINUE

```

1261 6431 CLOCK1,    TT2SKP           /VERIFY THAT SPECIFIED CLOCK CAUSED INTERRUPT
1262 5264 JMP .+2
1263 5101 JMP Z ERCL2           /CLOCK 2 FLAG SET
1264 6441 TT3SKP
1265 5267 JMP .+2
1266 5110 JMP Z ERCL3           /CLOCK 3 FLAG SET
1267 6451 TT4SKP
1268 5272 JMP .+2
1269 5117 JMP Z ERCL4           /CLOCK 4 FLAG SET
1270 6421 TT1SKP
1271 5132 JMP Z NOFLAG          /NO CLOCK FLAG SET
1272 5741 JMP I CLOKOK          /INTERRUPT CAUSED BY CORRECT CLOCK

```

MAINDEC-08-D71A-LA

```

/INTERRUPT SUBROUTINE - CLOCK 2
1275 6421   CLOCK2,      TT1SKP           /SKIP IF WRONG CLOCK FLAG SET, (CLOCK1)
1276 5300   JMP .+2
1277 5067   JMP Z ERCL1          /CLOCK 1 FLAG SET
1310 6441   TT3SKP            /SKIP IF WRONG CLOCK FLAG SET (CLOCK 3)
1311 5303   JMP .+2
1312 5110   JMP Z ERCL3          /CLOCK 3 FLAG SET
1313 6451   TT4SKP            /SKIP IF WRONG CLOCK FLAG SET (CLOCK 4)
1314 5306   JMP .+2
1315 5117   JMP Z ERCL4          /CLOCK 4 FLAG SET
1316 6431   TT2SKP            /VERIFY THAT SPECIFIED CLOCK CAUSED INTERRUPT
1317 5132   JMP Z NOFLAG         /NO CLOCK FLAG SET
1318 5741   JMP I CLOKOK        /INTERRUPT CAUSED BY CORRECT CLOCK

/INTERRUPT SUBROUTINE - CLOCK 3
1319 6421   CLOCK3,      TT1SKP           /SKIP IF WRONG CLOCK FLAG SET, (CLOCK 1)
1320 5314   JMP .+2
1321 5067   JMP Z ERCL1          /CLOCK 1 FLAG SET
1322 6431   TT2SKP            /SKIP IF WRONG CLOCK FLAG SET, (CLOCK 2)
1323 5317   JMP .+2
1324 5101   JMP Z ERCL2          /CLOCK 2 FLAG SET
1325 6451   TT4SKP            /SKIP OF WRONG CLOCK FLAG SET (CLOCK 4)
1326 5322   JMP .+2
1327 5117   JMP Z ERCL4          /CLOCK 4 FLAG SET
1328 6441   TT3SKP            /VERIFY THAT SPECIFIED CLOCK CAUSED INTERRUPT
1329 5132   JMP Z NOFLAG         /NO CLOCK FLAG SET
1330 5741   JMP I CLOKOK        /INTERRUPT CAUSED BY CORRECT CLOCK

/INTERRUPT SUBROUTINE - CLOCK 4
1331 6421   CLOCK4,      TT1SKP           /SKIP IF WRONG CLOCK FLAG SET (CLOCK 1)
1332 5330   JMP .+2
1333 5067   JMP Z ERCL1          /CLOCK 1 FLAG SET
1334 6431   TT2SKP            /SKIP IF WRONG CLOCK FLAG SET (CLOCK 2)
1335 5333   JMP .+2
1336 5101   JMP Z ERCL2          /CLOCK 2 FLAG SET
1337 6441   TT3SKP            /SKIP IF WRONG CLOCK FLAG SET (CLOCK 3)
1338 5336   JMP .+2
1339 5110   JMP Z ERCL3          /CLOCK 3 FLAG SET
1340 6451   TT4SKP            /VERIFY THAT SPECIFIED CLOCK CAUSED INTERRUPT
1341 5132   JMP Z NOFLAG         /NO CLOCK FLAG SET
1342 5741   JMP I CLOKOK        /INTERRUPT CAUSED BY CORRECT CLOCK

1343 6400   CLOKOK,      COMCLK

```

MAINDEC-08-D71A-LA

1342 0007 MASK1, 0007
1343 7773 M5, -5
1344 470 AEXIT, EXIT

1345 345 /INTERRUPT ADDRESS POINTER
JMPADD, JMPCL1-1

1346 5261 /JUMP TO SPECIFIED CLOCK SUBROUTINE
JMPCL1, JMP CLOCK1
1347 5275 JMP CLOCK2
1350 5311 JMP CLOCK3
1351 5325 JMP CLOCK4

1352 6414 ALLCLK, 6414
1353 0000 PASS, 0 /NO INTERRUPT TIME OUT COUNTER
1354 7366 M412, -412
1355 0017 TIME, 17 /OCTAL TIME, IN MICROSECONDS, REQUIRED
/FOR ONE TIMER LOOP

MAINDEC-08-D71A-LA

```

*400
/INTERRUPT ROUTINE - ALL CLOCKS
1440 7300 COMCLK, CLL CLA
1441 1136 TAD # TIMOUT      /CHECK CLOCK INTERRUPT STATUS
1442 7640 SZA CLA
1443 5264 JMP INTERR        /JUMP TO ERROR ROUTINE
1444 1007 TAD # FSTPAS      /IS THIS THE 1ST INTERRUPT?
1445 7640 SZA CLA
1446 5217 JMP NORMAL        /THIS IS NOT THE 1ST INTERRUPT

/FIRST INTERRUPT FROM SPECIFIED CLOCK
1447 1234 TAD M10
1448 3237 DCA INTCNT       /PRESET PASS COUNTER
1449 1241 TAD ATABLE
1450 3240 DCA STORE        /PRESET ADDRESS OF COUNT STORAGE
1451 2007 ISZ # FSTPAS
1452 1235 TAD P142          /PRESET COUNT BEFORE RE-ENTERING TIMER
1453 3006 DCA # COUNT
1454 5476 JMP I # ACLFLG   /RETURN TO INTERRUPT TIMER

/COME HERE FOR NORMAL INTERRUPT PASS
1455 4042 NORMAL, JMS # SR1           /SCOPE MODE? (SR1 SET)
1456 5223 JMP .+3                 /NO
1457 3006 DCA # COUNT           /YES; ENABLE AND CLEAR CLOCK FLAG AND
1458 5476 JMP I # ACLFLG         /RETURN TO TIMER

1459 2240 ISZ STORE
1460 1006 TAD # COUNT
1461 3640 DCA I STORE        /STORE INTERRUPT TIME INTERVAL
1462 2237 ISZ INTCNT          /IS THIS THE EIGHTH INTERRUPT PASS?
1463 5231 JMP .+2               /NO
1464 5252 JMP LSTPAS          /YES, DISABLE CLOCK FLAG
1465 1236 TAD P161
1466 3006 DCA # COUNT        /PRESET COUNT BEFORE RE-ENTERING TIMER
1467 5476 JMP I # ACLFLG      /RETURN TO TIMER

/PG2 - CONSTANTS AND VARIABLES
1468 7770 M10,      -10
1469 0142 P142,      0142
1470 0161 P161,      0161
1471 0000 INTCNT,    0
1472 0000 STORE,     0
1473 0441 ATABLE,    TIMTBL-1

1474 0000 TIMTBL,    0           /INTERRUPT TIME INTERVALS FOR EIGHT
1475 0000 0             /SUCCESSIVE PASSES WILL BE STORED IN
1476 0000 0             /THIS TABLE
1477 0000 0
1478 0000 0
1479 0000 0
1480 0000 0
1481 0000 0

```

MAINDEC-08-D71A-LA

```

      /COME HERE FOR EIGHTH INTERRUPT PASS
1452 2136 LSTPAS, ISZ ≠ TIMOUT           /UPDATE INTERRUPT AND TIME-OUT STATUS
1453 1137 TAD ≠ CLOCK
1454 7106 CLL RTL
1455 7004 RAL
1456 1263 TAD TTXOFF
1457 3260 DCA .+1
1460 6422 DISABL, TT10FF                  /INSTRUCTION IS MODIFIED FOR SPECIFIED CLOCK
1461 3006 DCA ≠ COUNT                   /RESET INTERRUPT TIMER
1462 5500 JMP I ≠ AINTON                /RETURN TO TIMER

1463 6412 TTXOFF,       6412

      /COME HERE IF INTERRUPT OCCURS AFTER
      /CLOCK HAS BEEN DISABLED

1464 4020 INTERR,     JMS ≠ SR0          /DO WE HALT ON ERROR? (SR.0 SFT)
1465 5260 JMP DISABLE                  /NO. DISABLE CLOCK AND CONTINUE
1466 7402 ECT5,        HLT              /INTERRUPT FROM SPECIFIED CLOCK AFTER
                                         /CLOCK HAD BEEN DISABLED
1467 5260 JMP DISABLE

      /EXIT FROM CLOCK TEST
1470 4051 EXIT,        JMS ≠ SR2          /DO WE TYPE?
1471 5310 JMP NOTYPE                 /NO
      /TYPE INTERRUPT TIME INTERVALS
1472 1234 TAD M10
1473 3237 DCA INTCNT                /PRESET PASS COUNTER
1474 1241 TAD ATABLE
1475 3240 DCA STORE                 /PRESET ADDRESS OF COUNT STORAGE
1476 6046 TLS                       /INITIALIZE TTY
1477 4314 JMS CRLF
1500 4332 JMS HEADER
1501 4314 JMS CRLF
1502 2240 GETNXT,     ISZ STORE
1503 1640 TAD I STORE               /GET TIME TO BE TYPED
1504 4763 JMS I ADEC                /CONVERT TIME TO DECIMAL AND TYPE
1505 2237 ISZ INTCNT
1506 5302 JMP GETNXT
1507 4314 JMS CRLF

      /ALL TIMES ARE NOW TYPED
1510 4060 NOTYPE,      JMS SR3          /DO WE REPEAT CLOCK TEST? (SR3 RESET)
1511 5477 JMP I ARSTRRT             /YES, REPEAT
1512 7402 ECT,        HLT              /END OF 680 CLOCK TEST
1513 5477 JMP I ARSTRRT             /DEPRESS CONTINUE TO REPEAT CLOCK TEST

```

MAINDEC-08-D71A-LA

/SFND CR AND LF
1514 4000 CRLF, 0
1515 1322 TAD CR
1516 4324 JMS TYPE
1517 1323 TAD LF
1520 4324 JMS TYPE
1521 5714 JMP I CRLF

1522 6215 CR, 215
1523 6212 LF, 212

MAINDEC-08-D71A-LA

```

/TRANSMIT SURROUTINE
1524 V000 TYPE, 0
1525 6041 TSF
1526 5325 JMP .-1
1527 6046 TLS
1530 7300 CLA CLL
1531 5724 JMP I TYPE
/TYPE CLOCK NUMBER
1532 V000 HEADER, 0
1533 1352 TAD ALETTTR
1534 3353 DCA GETLTR
1535 1137 TAD Z CLOCK
1536 1362 TAD ASCI
1537 3361 DCA LETTR+5
1540 1351 TAD M6
1541 3350 DCA FINISH
1542 1753 TAD I GETLTR
1543 4324 JMS TYPE
1544 2353 ISZ GETLTR
1545 2350 ISZ FINISH
1546 5342 JMP .-4
1547 5732 JMP I HEADER
/PLACE ASCI CHARACTER IN AC
/HAS THE LAST CHAR REEN TYPED
/NO, TYPE NEXT
/YES, RETURN TO MAIN PROGRAM

1550 V000 FINISH, 0
1551 7772 M6, -6
1552 V554 ALETTTR, LETTR
1553 V000 GETLTR, 0
1554 V303 LETTR, 0303 /C
1555 V314 0314 /L
1556 V317 0317 /O
1557 V303 V303 /C
1560 V313 V313 /K
1561 V000 0000 /1,2,3, OR 4

1562 V260 ASCII, 0260
1563 V600 ADEC, DEC

```

MAINDEC-08-D71A-LA

PAUSE

/680 DCS EXPANDED STATIC TEST - TAPE 2
*610

/OCTAL TO DECIMAL CONVERSION ROUTINE

1640	V000	DEC,	0	
1641	3222	DCA WORK		/STORE OCTAL TIME
1642	3223	DCA ANSR		
1643	1224	TAD ADRAKA		
1644	3225	DCA PUTBAK		
1645	1226	TAD ASURTR		
1646	3227	DCA AWAY		
1647	4241	JMS CONVRT		/TYPE THOUSANDS
1610	4241	JMS CONVRT		/TYPE HUNDREDS
1611	4241	JMS CONVRT		/TYPE TENS
1612	1222	TAD WORK		
1613	1230	TAD ASCII		
1614	4632	JMS I ATYPE		/TYPE UNITS
1615	1231	TAD SPACE		
1616	4632	JMS I ATYPE		
1617	1231	TAD SPACE		
1620	4632	JMS I ATYPE		/TYPE TWO SPACES
1621	5600	JMP I DEC		/GO GET NEXT OCTAL TIME
1622	V000	WORK,	0	
1623	V000	ANSR,	0	
1624	V633	ADRAKA,	ADRAK	
1625	V000	PUTBAK,	0	
1626	V636	ASURTR,	SURTR	
1627	V000	AWAY,	0	
1630	V260	ASCII,	0260	
1631	V240	SPACE,	0240	
1632	V524	ATYPE,	TYPE	
1633	1750	ADPAK,	1750	/+1000
1634	0144	0144		/+100
1635	V012	V012		/+12
1636	V030	SUFTR,	6030	/-1000
1637	7634	7634		/-100
1640	7766	7766		/-10

MAINDEC-08-D71A-LA

1641	1000	CONVRT, 0	
1642	1222	TAD WORK	
1643	1627	TAD I AWAY	/SUBTRACT 1000, 100, OR 10
1644	7420	SNL	
1645	5251	JMP .+4	
1646	2223	ISZ ANSR	
1647	7100	CLL	
1650	5243	JMP .-5	
1651	1625	TAD I PUTBAK	/ADD BACK 1000, 100, OR 10
1652	3222	DCA WORK	/STORE REMAINDER
1653	1223	TAD ANSR	
1654	1230	TAD ASCII	/CONVERT RESULTS TO ASCII CODE
1655	4632	JMS I ATYPE	
1656	3223	DCA ANSR	
1657	2227	TSZ AWAY	
1660	2225	TSZ PUTBAK	
1661	5641	JMP I CONVRT	

MAINDEC-08-D71A-LA

*674

/IOT INSTRUCTION DEFINITIONS

TTCL=6411	/CLEAR LSR TO ZERO. (685)
TTSL=6412	/INCLUSIVE OR AC5-11 WITH LSR0-6 (685)
TTRL=6414	/INCLUSIVE OR LSR0-6 WITH AC6-11 (685)
TTINCR=6401	/INCREMENT LSR BY 1 (681 AND 685)
TTI=6402	/RECEIVE DATA (681)
TTO=6404	/TRANSMIT DATA (681)

/681-685 DEVICE SELECTION TEST. (TEST DST)

1674	7300	/DSTA	
	ST685,	CLA CLL	/VERIFY THAT DEV. SEL. 41 DOES NOT
1675	1351	TAD C4000	/SELECT 681
1676	3136	DCA ≠ TIMOUT	/PRESET INTERRUPT STATUS
1677	6001	ION	
1678	1351	TAD C4000	
1679	6414	TTRL	/SELECT 685. AC0 SHOULDN'T BE AFFECTED
1680	0352	AND C6000	
1681	3140	DCA ≠ STORAC	/STORE CONTENTS OF AC
1682	4042	JMS ≠ SR1	/SCOPE REPEAT? (SR1 SET)
1683	5307	JMP .+2	/NO
1684	5274	JMP ST685	/YES
1685	1140	TAD ≠ STORAC	
1686	1353	TAD M4000	/DOES AC EQUAL 4000?
1687	7440	SZA	
1688	5316	JMP ERNSTA	/NO
1689	4051	JMS ≠ SR2	/YES, VERIFY REPEAT? (SR2 SET)
1690	5324	JMP DSTH	/NO
1691	5274	JMP ST685	/YES, REPEAT DSTA
1692	4020	/DSTA FAILED	
1693	ERNSTA,	JMS ≠ SR0	/HALT ON ERROR? (SR0 SET)
1694	5313	JMP .-4	/NO
1695	7100	CLL	
1696	1140	TAD ≠ STORAC	/YES
1697	7402	ERNST1, HLT	/IOT 6414 SHOULD NOT EFFECT AC0
1698	5274	JMP ST685	/REPEAT DSTA

MAINDEC-08-D71A-LA

		/DSTR		
1724	7300	DSTB,	CLA CLL	/VERIFY THAT DEV. SEL. 40 DOES NOT
				/SELECT 685
1725	1354	TAD C177		
1726	6412	TTSL		/LOAD ONES INTO LSR
1727	7300	CLA CLL		
1730	6404	TTO		/SHOULD LEAVE AC EQUAL TO ZERO
1731	3140	DCA ≠ STORAC		/STORE AC
1732	4042	JMS ≠ SR1		/SCOPE REPEAT? (SR1 SET)
1733	5335	JMP .+2		/NO
1734	5324	JMP DSTB		/YES
1735	1140	TAD ≠ STORAC		/DOES AC EQUAL ZERO?
1736	7440	SZA		
1737	5343	JMP FRDSTB		/NO
1740	4051	JMS ≠ SR2		/YES; VERIFY REPEAT? (SR2 SET)
1741	5350	JMP FXDST		/NO
1742	5324	JMP DSTR		/REPEAT DSTR
		/DSTR FAILED		
1743	4020	FRDSTB, JMS ≠ SR0		/HALT ON ERROR? (SR0 SET)
1744	5340	JMP .-4		/NO
1745	1140	TAD ≠ STORAC		/YES
1746	7402	FRDSTB, HLT		/AC=0 BEFORE IOT 6404 WAS EXECUTED
1747	5324	JMP DSTR		/REPEAT DSTR
1750	5755	FXDST, JMP I ALSRTS		/ENTER LINE SEL. REG. TEST
1751	4000	C40000, 4000		
1752	6000	C60000, 6000		
1753	4000	M40000, -40000		
1754	6177	C177, 6177		
1755	1000	ALSRTS, LSRTST		
		/RING BELL AFTER 680 TEST CYCLES IF SR5 IS SET		
1756	7604	RING, CLA OSR		
1757	6374	AND MSKSR5		
1760	7650	SNA CLA		
1761	6274	JMP ST685		/SR5 RESET
1762	6375	ISZ RNGCNT		
1763	1375	TAD RNGCNT		
1764	1376	TAD M1253		
1765	7640	SZA CLA		
1766	6274	JMP ST685		
1767	3375	DCA RNGCNT		
1770	1373	TAD RELCHA		
1771	6046	TLS		/RING BELL
1772	6274	JMP ST685		
1773	6207	RELCHA, 0207		
1774	6100	MSKSR5, 0100		
1775	6000	RNGCNT, 0		
1776	6525	M1253, -1253		

MAINDEC-08-D71A-LA

*1000

/685 LINE SELECTION REGISTER TEST (LSRTST)

/TEST LSRA

1000	7340	LSRTST,	CLL CLA CMA	/7777 TO AC
1001	6412	TTSI		/AC SHOULD BE CLEARED TO ZERO
1002	3140	FCA ≠ STORAC	/STORE AC	
1003	4042	JMS ≠ SR1		/SCOPE REPEAT? (SR1 SET)
1004	5206	JMP .+2	/NO	
1005	5200	JMP LSRTST	/YES	
1006	1140	TAD ≠ STORAC	/DOES AC EQUAL ZERO?	
1007	7440	SZA		
1010	5214	JMP FRLSRA	/NO	
1011	4051	JMS ≠ SR2		/YES; VERIFY REPEAT? (SR2 SET)
1012	5223	JMP LSRH	/NO, ENTER NEXT TEST	
1013	5200	JMP LSRTST	/YES, REPEAT TEST LSRA	

/TEST LSRA FAILED

1014	4020	FRLSRA,	JMS ≠ SR0	/HALT ON ERROR? (SR0 SET)
1015	5211	JMP .-4	/NO	
1016	1140	TAD ≠ STORAC		
1017	7402	FRLSR1,	HLT	/IOT 6412 DID NOT CLEAR AC TO 0
1020	5200	JMP LSRTST	/REPEAT TEST LSRA	

1021	7777	C7777,	7777	
1022	6001	M7777,	-7777	

/TEST LSRB

1023	7340	LSRB,	CLL CLA CMA	/7777 TO AC
1024	6411	TTCL		/AC SHOULD NOT BE AFFECTED
1025	3140	FCA ≠ STORAC	/STORE AC	
1026	4042	JMS ≠ SR1		/SCOPE MODE? (SR1 SET)
1027	5231	JMP .+2	/NO	
1030	5223	JMP LSRB	/YES	
1031	1140	TAD ≠ STORAC		
1032	1222	TAD M7777		/DOES AC EQUAL 7777?
1033	7440	SZA		
1034	5240	JMP FRLSRB	/NO	
1035	4051	JMS ≠ SR2		/YES; VERIFY REPEAT? (SR2 SET)
1036	5246	JMP LSRC	/NO, ENTER NEXT TEST	
1037	5223	JMP LSRB	/YES, REPEAT LSRB	

/TEST LSRB FAILED

1040	4020	FRLSRB,	JMS ≠ SR0	/HALT ON ERROR? (SR0 SET)
1041	5235	JMP .-4	/NO	
1042	7100	CLL		
1043	1140	TAD ≠ STORAC		
1044	7402	FRLSR2,	HLT	/AC = 7777 BEFORE IOT 6411 WAS EXECUTED
1045	5223	JMP LSRB		

MAINDEC-08-D71A-LA

	/TEST LSRC - READ LSR INTO AC, (INCLUSIVE OR)	
1046	7240 LSRC, CLA CMA	/7777 TO AC
1047	6414 TTRL	/AC SHOULD NOT BE AFFECTED
1050	3140 DCA ≠ STORAC	
1051	4042 JMS ≠ SR1	/SCOPE REPEAT? (SR1 SET)
1052	5254 JMP .+2	/NO
1053	5246 JMP LSRC	/YES
1054	1140 TAD ≠ STORAC	
1055	1222 TAD M7777	/DOES AC EQUAL 7777?
1056	7440 SZA	
1057	5263 JMP FRLSRC	/NO
1060	4051 JMS ≠ SR2	/YES; VERIFY REPEAT? (SR2 SET)
1061	5271 JMP LSRII	/NO, ENTER NEXT TEST
1062	5246 JMP LSRC	/YES, REPEAT TEST LSRC
	/TEST LSRC FAILED	
1063	4020 FRLSRC, JMS ≠ SR0	/HALT ON ERROR? (SR0 SET)
1064	5260 JMP .-4	
1065	7100 CLL	
1066	1140 TAD ≠ STORAC	
1067	7402 FRLSR3, HLT	/AC = 7777 BEFORE IOT 6414 WAS EXECUTED
1070	5246 JMP LSRC	

MAINDEC-08-D71A-LA

L071	7340	/TEST LSRD - TRY TO LOAD AND READ LSR	
L072	6412	LSED, CLL CLA CMA	/7777 TO AC
L073	7440	TTSL	/AC5-11 TO LSR, THEN RESET AC
L074	6311	SZA	/WAS AC RESET TO XERO?
L075	6414	JMP FRACD	/NO
L076	5140	DCNTNU, TTRL	/YES, NOW READ LSR INTO AC5-11
L077	4042	CLA ≠ STORAC	
L100	6302	JMS ≠ SR1	/SCOPE REPEAT? (SR1 SET)
L101	6271	JMP LSRD	/NO
L102	1140	TAD ≠ STORAC	/YES
L103	1324	TAD M177	/DOES AC EQUAL 0177?
L104	7440	SZA	/NO
L105	6315	JMP FRLSRD	/YES, VERIFY REPEAT? (SR2 SET)
L106	4051	DNEXT, JMS ≠ SR2	
L107	6325	JMP LSRE	/NO, ENTER NEXT TEST
L110	6271	JMP LSRD	/YES, REPEAT TEST LSRD
/TTSL INSTRUCTION DID NOT CLEAR AC			
L111	4020	FRACD, JMS ≠ SR0	/HALT ON ERROR? (SR0 SET)
L112	6275	JMP DCNTNU	/NO
L113	7402	ERAC1, HLT	/HALT, NO AC INTERPRETATION
L114	6200	JMP LSRTST	/REPEAT TEST LSRD
/TEST LSRD FAILED			
L115	4020	FRLSRD, JMS ≠ SR0	/HALT ON ERROR? (SR0 SET)
L116	6306	JMP DNEXT	/NO
L117	7100	CLL	
L118	1140	TAD ≠ STORAC	
L119	7402	ERLSR4, HLT	/AC AND LSR SHOULD EQUAL 177
L120	6271	JMP LSR1	/REPEAT TEST LSRD
L123	6177	C1770, 0177	
L124	7601	M177, -0177	

MAINDEC-08-D71A-LA

	/TFST LSRE - CHECK LSR INCLUSIVE OR LOADING		
1125	7300	LSHE,	CLA CLL
1126	1323	TAD C1770	
1127	6412	TTSL	/AC5-11 TO LSR, THEN RESET AC
1130	3141	DCA ≠ AUXAC	/STORE AC
1131	1323	TAD C1770	
1132	6412	TTSL	
1133	7440	SZA	/WAS AC RESET?
1134	5354	JMP ERACE	/NO
1135	1141	TAD ≠ AUXAC	/WAS AC RESET BY 1ST TTSL?
1136	7440	SZA	
1137	5354	JMP ERACE	/NO
1140	6414	ENEXT1, TTRL	/AC WAS RESET, NOW READ LSR
1141	3140	DCA ≠ STORAC	/STORE RESULTS OF READ
1142	4042	JMS ≠ SR1	/SCOPE REPEAT? (SR1 SET)
1143	5345	JMP .+2	/NO
1144	5325	JMP LSRE	/YES
1145	1140	TAD ≠ STORAC	
1146	1324	TAD M177	/DOES AC EQUAL 0177?
1147	7440	SZA	
1150	5360	JMP FRLSRE	/NO
1151	4051	ENEXT2, JMS ≠ SR2	/YES, VERIFY REPEAT? (SR2 SF)
1152	5766	JMP I ALSRF	/NO, ENTER NEXT TEST
1153	5325	JMP LSRE	/YES, RFPEAT TEST LSRE
	/AC NOT RESET BY TTSL		
1154	4020	ERACE, JMS ≠ SR0	/HALT ON ERROR? (SR0 SET)
1155	5340	JMP ENEXT1	/NO
1156	7402	ERAC2, HLT	
1157	5200	JMP LSRTST	/YES, REPEAT LSRA
	/TEST LSRE FAILED		
1160	4020	ERLSRE, JMS ≠ SR0	/HALT ON ERROR? (SR0 SET)
1161	5351	JMP ENEXT2	/NO
1162	7100	CLL	
1163	1140	TAD ≠ STORAC	
1164	7402	FRLSRE5, HLT	/AC AND LSR SHOULD EQUAL 177
1165	5325	JMP LSRE	
1166	1200	ALSRF, LSRF	

MAINDEC-08-D71A-LA

*1200

1270	7340	/TEST LSRF - SUCCESSIVELY LOAD LSR WITH 177 AND 000.	
1271	6412	LSRF, CLL CLA CMA	/7777 TO AC
1272	8141	TTSL	/AC5-11 TO LSR
1273	6412	ICA ≠ AUXAC	/STORE AC
1274	7440	TTSL	/AC5-11 (0) TO LSR
1275	5225	ICA ≠ AUXAC	/IS AC STILL ZERO
1276	1141	S7A	/NO
1277	7440	JMP FRACE	/WAS AC RESET BY 1ST TTSL?
1278	5225	TAD ≠ AUXAC	
1279	7440	S7A	
1280	5225	JMP FRACE	/NO
1281	6414	FNFXT1, TTHL	/AC PROPERLY RESET, NOW READ LSR
1282	8140	ICA ≠ STORAC	/STORE READ RESULT
1283	4042	JMS ≠ SR1	/SCOPE REPEAT? (SR1 SET)
1284	5216	JMP .+2	/NO
1285	6210	JMP LSRF	/YES
1286	1140	TAD ≠ STORAC	
1287	1237	TAD M177A	/DOES AC EQUAL 177?
1288	7440	S7A	/SKIP IF EQUAL
1289	6231	JMP FRI SRF	/NO
1290	4051	FNFXT2, JMS ≠ SR2	/VERIFY REPEAT? (SR2 SET)
1291	5240	JMP LSRG	/NO
1292	5280	JMP LSRF	/YES
1293	4020	/AC NOT RESET BY TTSL	
1294	5211	FRACE, JMS ≠ SR2	/HALT ON ERROR? (SR2 SET)
1295	7402	JMP FNFXT1	/NO
1296	5766	FRAC3, HLT	
1297	5266	JMP I ALSRA	/REPAT TEST LSRA
1298	4020	/TEST LSRF FAILED	
1299	5222	ERLSRF, JMS ≠ SR2	/HALT ON ERROR?
1300	7100	JMP FNFXT2	/NO
1301	1140	CLL	
1302	7440	TAD ≠ STORAC	
1303	7442	ERLSP6, HLT	/AC AND LSR SHOULD EQUAL 177
1304	5200	JMP LSRF	/REPEAT TEST LSRF
1305	7601	M177A,	-177

MAINDEC-08-D71A-LA

	/TFST LSRG - TRY TO CLEAR LSR		
1240	7340	LSRG, CLL CLA CMA	/7777 TO AC
1241	6412	TTS defense	/AC5-11 TO LSR
1242	7440	SZA	/WAS AC CLEARED TO ZERO?
1243	5260	JMP FRACG	/NO
1244	6411	GNEXT1, TTCL	/RESET LSR TO ZERO
1245	6414	TTPL	/READ CONTENTS OF LSR
1246	3140	DCA ≠ STORAC	/STORE READ RESULTS
1247	4042	JMS ≠ SR1	/SCOPE REPEAT? (SR1 SET)
1250	5252	JMP .+2	/NO
1251	5240	JMP LSRG	/YES
1252	1140	TAD ≠ STORAC	
1253	7440	SZA	/DOES AC EQUAL ZERO?
1254	5264	JMP ERLSRG	/NO
1255	4051	GNEXT2, JMS ≠ SR2	/VERIFY REPEAT? (SR2 SET)
1256	5271	JMP LSRH	/NO
1257	5240	JMP LSRG	/YES
	/AC NOT RESET BY TTS defense		
1260	4020	FRACG, JMS ≠ SR0	/HALT ON ERROR? (SR0 SET)
1261	5244	JMP GNEXT1	/NO
1262	7402	FRAC4, HLT	
1263	5766	JMP I ALSRA	/REPEAT TEST LSRA
	/TEST LSRG FAILED		
1264	4020	ERLSRG, JMS ≠ SR0	/HALT ON ERROR? (SR0 SET)
1265	5255	JMP GNEXT2	/NO
1266	1140	TAD ≠ STORAC	
1267	7402	ERLSR7, HLT	/IOT 6411 DID NOT CLEAR LSR
1270	5240	JMP LSRG	/REPEAT TEST LSRA

MAINDEC-08-D71A-LA

/TEST LSRH - SET LSR 0, 2, 4 AND 6 TO ONE

1271	~411	LSRH, TTCL	/RESET LINE SELECTION REG
1272	73N0	CLA CLL	
1273	1325	TAD C125	
1274	~412	TTSL	/AC5-11 TO LSP
1275	7440	SZA	/DID TTSL RESET AC?
1276	~513	JMP FRACH	/NO
1277	~414	HNFXT1, TTRL	/READ LSR TO AC
1340	3140	ICA ≠ STORAC	/STORE READ RESULTS
1341	4042	JMS ≠ SR1	/SCOPE REPEAT? (SR1 SET)
1342	~53N4	JMP .+?	/NO
1343	~5271	JMP LSRH	/YES
1344	1140	TAD ≠ STORAC	
1345	1326	TAD M125	/DOES AC EQUAL #125?
1346	7440	SZA	/SKIP IF EQUAL
1347	~517	JMP ERISRH	/NO
1348	4051	HNFXT2, JMS ≠ SR2	/VERIFY REPEAT? (SR2 SET)
1349	~5327	JMP LSRI	/NO
1350	~5271	JMP LSRH	/YES
1353	402N	/AC NOT RESET BY TTSL FRACH, JMS ≠ SR0	/HALT ON ERROR? (SR0 SET)
1354	~5277	JMP HNFXT1	/NO
1355	74N2	ERAC5, HLT	/YES
1356	~5766	JMP I ALSRA	/REPEAT TEST LSRA
1357	4020	/TEST LSRH FAILED ERLSRH, JMS ≠ SR0	/HALT ON ERROR? (SR0 SET)
1358	~5310	JMP HNFXT2	/NO
1359	71N0	CLL	
1360	1140	TAD ≠ STORAC	
1361	74N2	ERLSR8, HLT	/AC AND LSR SHOULD EQUAL 125
1362	~5271	JMP LSRH	/REPEAT TEST LSRH
1365	~125	C125, #125	
1366	7653	M125, -#125	

MAINDEC-08-D71A-LA

/TFST LSHI - SFT LSR1, 3 AND 5 TO ONE

1327	6411	LSHI,	TTCL	/RESET LSR
1330	7300	CLA CLL		
1331	1363	TAD C052		
1332	6412	TTSL	/AC5-11 TO LSR	
1333	7440	SZA	/DID TTSL RESET AC?	
1334	5351	JMP ERACI	/NO	
1335	6414	INEXT1, TTBL	/READ LSR TO AC	
1336	3140	DCA Z STORAC	/STORE TEST RESULT	
1337	4042	JMS Z SR1	/SCOPE REPEAT? (SR1 SET)	
1340	5342	JMP .+2	/NO	
1341	5327	JMP LSRI	/YES	
1342	1140	TAD Z STORAC		
1343	1364	TAD M052	/DOES AC EQUAL 052?	
1344	7440	SZA		
1345	5355	JMP ERLSRI	/NO	
1346	4051	INEXT2, JMS Z SR2	/VERIFY REPEAT? (SR2 SET)	
1347	5765	JMP I ALSRJ	/NO, ENTER NEXT TEST	
1350	5327	JMP LSRI	/YES, REPEAT TEST LSRI	
L351	4020	ERACI, JMS Z SR0	/AC NOT RESET BY TTSL	/HALT ON ERROR? (SR0 SET)
L352	5335	JMP INFXT1	/NO	
1353	7402	FRAC6, HLT		
1354	5766	JMP I ALSRA	/REPEAT TEST LSRA	
L355	4020	ERLSRI, JMS Z SR0	/TFST LSRI FAILED	/HALT ON ERROR? (SR0 SET)
1356	5346	JMP INFXT2	/NO	
1357	7100	CLL		
1358	1140	TAD Z STORAC		
1361	7402	ERLSR9, HLT	/AC AND LSR SHOULD EQUAL 052	
1362	5327	JMP LSRI	/REPEAT TEST LSRI	
1363	1052	C052,	0052	
1364	7726	M052,	-0052	
1365	1400	ALSRJ,	LSRJ	
1366	1000	ALSRA,	LSRTST	

MAINDEC-08-D71A-LA

*1400

/TEST LSRJ - CLEAR, LOAD AND READ LSR (IOT 6417)

1410	7300	LSHJ, CL1 CLA	
1411	7237	BCA LINCNT	/RESET LINE COUNT
1412	1237	TAD LINCNT	
1413	6417	6417	/CLEAR, LOAD AND READ LSR
1414	8140	BCA ≠ STORAC	/STORE READ RESULT
1415	4042	JMS ≠ SR1	/SCOPE REPEAT? (SR1 SET)
1416	5210	JMP .+2	/NO
1417	5202	JMP LSHJ+2	/REPEAT WITH SAME LINE NUMBER
1418	1237	TAD LINCNT	
1419	7041	CIA	/AC EQUALS MINUS LINCNT?
1420	1140	TAD ≠ STORAC	/WAS CORRECT LINE COUNT READ?
1421	7440	SZA	
1422	5225	JMP FLSRJ	/NO
1423	9237	JNEXT1, IS ≠ LINCNT	/YES, INCREMENT LINE COUNT
1424	1237	TAD LINCNT	
1425	1240	TAD M200	/HAS LINE COUNT OF 177 BEEN TESTED?
1426	7640	SZA CLA	
1427	5202	JMP LSHJ+2	/NO
1428	4051	JMS ≠ SR2	/YES; VERIFY REPEAT?
1429	5241	JMP LSHJ	/NO, ENTER NEXT TST
1430	5200	JMP LSHJ	
/TEST LSRJ FAILED			
1431	4020	FLSRJ, JMS ≠ SR0	/HALT ON ERROR? (SR0 SET)
1432	5215	JMP JNEXT1	/NO
1433	7100	CLL	
1434	1237	TAD LINCNT	
1435	7402	FLSRJ0, HLT	/HALT WITH CORRECT LINE COUNT IN AC
1436	7200	CLA	
1437	1140	TAD ≠ STORAC	
1438	7402	HLT	/HALT WITH INCORRECT TEST RESULT IN AC
1439	7200	CLA	
1440	5202	JMP LSHJ+2	
1441	0000	LINCNT, 0	
1442	7600	M200, -0200	

MAINDEC-08-D71A-LA

/TEST LSRK - INCREMENT LSR FROM 000 TO 177

1441	7300	LSRK, CLL CLA	
1442	3237	DCA LINCNT	/CLEAR LINE COUNT
1443	6411	TTCL	/CLEAR LSR TO ZERO
1444	6401	ADD1, TTINCR	/INCREMENT LSR BY ONE
1445	4042	JMS ≠ SR1	/SCOPF REPEAT? (SR1 SET)
1446	5250	JMP .+2	/NO
1447	5271	JMP AGAIN	/YES
1450	2237	IS ≠ LINCNT	
1451	1237	TAD LINCNT	
1452	5313	AND C177K	
1453	3237	DCA LINCNT	
1454	6414	TTRL	/READ LSR TO AC
1455	3140	DCA ≠ STORAC	/STORE AC
1456	1237	TAD LINCNT	
1457	7041	CIA	/AC CONTAINS - LINE COUNT
1460	1140	TAD ≠ STORAC	
1461	7440	SZA	/DID LSR INCREMENT CORRECTLY?
1462	5274	JMP ERLSRK	/NO

MAINDEC-08-D71A-LA

1463	1237	KNFEXT,	TAD LINCNT	/YES
1464	7440	SEA		/DOES LINE COUNT EQUAL 000
1465	5244	JMP ADD1		/NO
1466	4051	JMS ≠ SR2		/YES; VERIFY REPEAT? (SR2 SET)
1467	5312	JMP FXLSR		/NO
1470	5241	JMP LSRK		/YES, REPEAT LSRK
/SET UP SCOPE REPEAT				
1471	1237	AGAIN,	TAD LINCNT	
1472	6413	6413		/CLEAR LSR AND LOAD WITH CURRENT
1473	5244	JMP ADD1		/LINE COUNT
/LSR DID NOT INCREMENT CORRECTLY				
1474	4020	FRLSRK, JMS ≠ SR4		/HALT ON ERROR? (SR4 SET)
1475	5263	JMP KNEXT		/NO
1476	7100	CLL		
1477	1237	TAD LINCNT		
1500	7402	FLSR11, HLT		/HALT WITH CORRECT LINE COUNT IN AC
1501	7200	CLA		
1502	1140	TAD ≠ STORAC		
1503	7402	HLT		/HALT WITH INCORRECT LINE COUNT
1504	7200	CLA		/IN AC
1505	1237	TAD LINCNT		
1506	1314	TAD M1		/SUBTRACT 1 FROM LINE COUNT
1507	1313	AND C177K		
1508	3237	DCA LINCNT		/RETEST SAME LINE COUNT
1511	5271	JMP AGAIN		
1512	5715	FXLSR, JMP I ATS681		/ENTER 681 INSTRUCTION TESTS
1513	5177	C177K, 0177		
1514	7777	M1, -0001		
1515	1600	ATS681, TS681A		

PAUSE

/680 DCS EXPANDED STATIC TEST - TAPE 3
 /681 INSTRUCTION TEST

*1600

/TS681A - 681 NO ACTIVITY TEST (TOT 6400)

1600	7200	TS681A, CLA	
1601	1237	TAD OKJMP1	
1602	3207	DCA NOAC+1	
1603	1240	TAD FRJMP1	
1604	3210	DCA NOAC+2	/PRESET JMP INSTRUCTIONS
1605	7120	CLL CML	/1 TO LINK
1606	6400	NOAC, 6400	/ADDRESS 681 BUT DEFINE NO ACTION
1607	5212	JMP NOSTAT	/THIS INSTRUCTION SHOULD BE EXECUTED
1608	5223	JMP SKIPER	/DON'T EXECUTE
1609	5227	JMP TTIER	/DON'T EXECUTE
1612	4042	NOSTAT, JMS Z SR1	/SCOPE REPEAT? (SR1 SET)
1613	5215	JMP .+2	/NO
1614	5200	JMP TS681A	/YES
1615	7430	SZL	/WAS THE LINK RESET?
1616	5220	JMP .+2	/NO
1617	5233	JMP TTOER	/YES
1620	4051	JMS Z SR2	/VERIFY REPEAT? (SR2 SET)
1621	5241	JMP TS681B	/NO, ENTER NEXT TEST
1622	5200	JMP TS681A	/YES, REPEAT TS681A
1623	4020	/INSTRUCTION FOLLOWING 6400 WAS NOT EXECUTED	
1624	5212	SKIPER, JMS Z SR0	/HALT ON ERROR? (SR0 SET)
1625	7402	JMP NOSTAT	/NO
1626	5200	FRTT01, HLT	/HALT 1 - INCORRECT 681 SKIP ENABLE
		JMP TS681A	/REPEAT TEST
1627	4020	/TWO INSTRUCTIONS FOLLOWING 6400 WERE NOT EXECUTED	
1630	5212	TTIER, JMS Z SR0	/HALT ON ERROR? (SR0 SET)
1631	7402	JMP NOSTAT	/NO
1632	5200	FRTT02, HLT	/HALT 2 - IOT 6400 INTERPRETED AS IOT 6402
		JMP TS681A	/REPEAT TEST
1633	4020	/LINK BIT WAS RESET	
1634	5200	TTOER, JMS Z SR0	/HALT ON ERROR? (SR0 SET)
1635	5220	JMP SKIPFR-3	/NO
1636	7402	ERTT03, HLT	/HALT 3 - IOT 6400 INTERPRETED AS IOT 6404
		JMP TS681A	/REPEAT TEST
1637	5212	OKJMP1, JMP NOSTAT	
1640	5223	FRJMP1, JMP SKIPER	

MAINDEC-08-D71A-LA

1641	7324	/TS6814 - TTO TEST, (6404), PART 1 - CHECK ZERO THE LINC TS681B, CLA CLL CML	/0 TO AC ₀ , 1 TO LINK
1642	4444	TTO	/CONTENTS OF LINE SELECTION REGISTER /SHOULD NOT AFFECT THIS TEST
1643	3140	DCA ≠ STORAC	/STORE AC
1644	4442	JMS ≠ SR1	/SCOPE REPEAT? (SR1 SET)
1645	5247	JMP .+2	/NO
1646	5241	JMP TS681B	/YES
1647	7430	SZL	/WAS LINK RESET TO ZERO?
1648	5260	JMP LNDT2	/NO
1649	1140	TAD ≠ STORAC	/YES; NOW EXAMINE AC ₀
1650	7500	SMA	/SKIP IF AC ₀ (1)
1651	5255	JMP .+2	
1652	5265	JMP AC0SET	/LINK BIT WAS SHIFTED
1653	4051	PT1NXT, JMS ≠ SR2	/TEST OK; VERIFY REPEAT? (SR1 SET)
1654	5272	JMP TS681C	/NO, ENTER TEST PART 2
1655	5241	JMP TS681B	/REPEAT PART 1
/LINC BIT WAS NOT RESET.			
1656	4020	LNDTA, JMS ≠ SR0	/HALT ON ERROR? (SR0 SET)
1657	5255	JMP PT1NXT	/NO
1658	1140	TAD ≠ STORAC	/HALT AND DISPLAY CONTENTS OF
1659	7402	ERTT04, HLT	/AC FOLLOWING TTO EXECUTION
1660	5241	JMP TS681B	/REPEAT TTO TEST, PART 1
/AC ₀ WAS SET TO ONE.			
1661	4020	AC0SET, JMS ≠ SR0	/HALT ON ERROR? (SR0 SET)
1662	5255	JMP PT1NXT	/NO
1663	1140	TAD ≠ STORAC	/HALT AND DISPLAY CONTENTS OF AC
1664	7402	ERTT05, HLT	/FOLLOWING TTO EXECUTION
1665	5241	JMP TS681B	/REPEAT TTO TEST, PART 1
/TS681C - TTO TEST, PART 2 - CHECK LINC ROT. DISABLE AND RAR			
1672	7320	TS681C, CLA CLL CML	/1 TO LINK
1673	1325	TAD C40041	/1 TO AC ₀ AND AC11
1674	6404	TTO	/0 TO LINK AND RAR
1675	3140	DCA ≠ STORAC	/STORE AC
1676	4042	JMS ≠ SR1	/SCOPE REPEAT? (SR1 SET)
1677	5301	JMP .+2	/NO
1740	5272	JMP TS681C	/YES
1741	7430	SZL	/IS LINK RESET?
1742	5312	JMP LR0TER	/NO
1743	1140	TAD ≠ STORAC	/YES
1744	1326	TAD M20000	/WAS AC EQUAL TO 2000 AFTER
1745	7440	SZA	/EXECUTION OF TTO?
1746	5317	JMP SHFTER	/NO
1747	4051	PT2NXT, JMS ≠ SR2	/VERIFY REPEAT? (SR2 SET)
1748	5327	JMP TS681D	/NO, ENTER TEST PART 3
1749	5272	JMP TS681C	/YES, REPEAT PART 2

MAINDEC-08-D71A-LA

	/LINK ROTATE NOT DISABLED		
1712	4020	LROTFR, JMS Z SR0	/HALT ON ERROR? (SR0 SET)
1713	5307	JMP PT2NXT	/NO
1714	1140	TAD Z STORAC	
1715	7402	ERTT06, HLT	/HALT AND DISPLAY AC TEST RESULTS
1716	5272	JMP TS681C	/REPEAT PART 2
	/RAR NOT EXECUTED CORRECTLY		
1717	4020	SHFTFR, JMS Z SR0	/HALT ON ERROR? (SR0 SET)
1720	5307	JMP PT2NXT	/NO
1721	7100	CLL	
1722	1140	TAD Z STORAC	
1723	7402	ERTT07, HLT	/HALT AND DISPLAY AC TEST RESULTS
1724	5272	JMP TS681C	/REPEAT PART 2
1725	4001	C4NN1, 4001	
1726	6000	M2NNN, -2100	
	/TS681 - TTO TEST, PART 3		
1727	7300	TS681D, CLA CLL	
1730	1362	TAD C5252	
1731	6404	TTO	/TEST RAR EXECUTION
1732	3140	UCA Z STORAC	/STORE AC
1733	4042	JMS Z SR1	/SCOPE REPEAT? (SR1 SET)
1734	5336	JMP .+2	/NO
1735	5327	JMP TS681D	/YES
1736	7430	SZL	/IS LINK STILL RESET?
1737	5347	JMP ERML	/LINK WAS COMPLIMENTED
1740	1140	TAD Z STORAC	/LINK IS OK
1741	1363	TAD M2525	/WAS AC SHIFTED CORRECTLY
1742	7440	SZA	
1743	5354	JMP FRSHFT	/NO
1744	4051	PT3NXT, JMS Z SR2	/VERIFY REPEAT? (SR2 SET)
1745	5764	JMP I ATTITS	/NO, ENTER NFXT TEST
1746	5327	JMP TS681D	/YES, REPEAT PART 3
	/LINK BIT WAS SET TO ONE.		
1747	4020	ERCMIL, JMS Z SR0	/HALT ON ERROR? (SR0 SET)
1750	5344	JMP PT3NXT	/NO
1751	1140	ERTT08, TAD Z STORAC	/CHECK FOR INCORRECT CM
1752	7402	HLT	
1753	5327	JMP TS681D	
	/RAR WAS NOT EXECUTED CORRECTLY.		
1754	4020	FRSHFT, JMS Z SR0	/HALT ON ERROR? (SR0 SET)
1755	5344	JMP PT3NXT	/NO
1756	7100	CLL	
1757	1140	TAD Z STORAC	
1758	7402	ERTT09, HLT	/AC SHOULD EQUAL 2525
1759	5327	JMP TS681D	
1762	5252	C5252, 5252	
1763	5253	M2525, -2525	
1764	2000	ATTITS, TS681E	

MAINDEC-08-D71A-LA

/681 INSTRUCTION TEST, (CONTINUED)

*2000

/TS681F - TTI TEST, PART 1 - CHECK IOT 6402 EXECUTION FORMAT

2010	7340	TS681E, CLL CLA CMA	
2011	5412	TTSL	/PREFSET LINE SELECTION REG. TO 177
2012	1232	TAD SWJMP1	/AND CLEAR AC
2013	3207	DCA TTYIN+1	
2014	1233	TAD CWJMP1	
2015	5210	DCA TTYIN+2	/PRESET ERROR JUMP INSTRUCTIONS
2016	5402	TTYIN, TTI	/DON'T EXECUTE NEXT TWO WORDS
2017	5216	JMP FRJMP2	/LINE STATUS WORD (LSW)
2018	5222	JMP FRJMP3	/CHARACTER ASSEMBLY WORD (CAW)
2019	5213	JMP OKJMP2	
2020	5226	JMP FRJMP4	

/681 CORRECTLY SKIPPED LSW AND CAW

2013	4042	OKJMP2, JMS Z SR1	/SCOPE REPEAT? (SR1 SET)
2014	5234	JMP TS681F	/NO, ENTER NEXT TEST
2015	5202	JMP TS681F+2	/YES

/LSW WAS INTERPRETED AS AN INSTRUCTION

2016	4020	FRJMP2, JMS Z SR0	/HALT ON ERROR? (SR0 SET)
2017	5213	JMP OKJMP2	/NO
2018	7402	ERTTI1, HLT	
2019	5202	JMP TS681E+2	/HALT 1 - CHECK GENERATION OF S CYCLE

/CAW WAS INTERPRETED AS AN INSTRUCTION

2020	4020	FRJMP3, JMS Z SR0	/HALT ON ERROR?
2021	5213	JMP OKJMP2	/NO
2022	7402	ERTTI2, HLT	
2023	5202	JMP TS681E+2	/HALT 2 - CHECK S CYCLE 'SKIP BUS IN' ENABLED

/681 SKIPPED TWICE

2024	4020	FRJMP4, JMS Z SR0	/HALT ON ERROR?
2025	5213	JMP OKJMP2	/NO
2026	7402	ERTTI3, HLT	
2027	5202	JMP TS681E+2	/HALT 3 - DOUBLE SKIP OCCURRED

2028	5216	SWJMP1, JMP FRJMP2	
2029	5222	CWJMP1, JMP FRJMP3	

MAINDEC-08-D71A-LA

```

/TS681F - TTI TEST, PART 2 - CHECK S CYCLE OPERATIONS
2034 7300 TS681F, CLL CLA
2035 1331 TAD SW2000
2036 3242 DCA TTYIN2+1
2037 1331 TAD SW2000
2040 3243 DCA TTYIN2+2           /PRESET LSW AND CAW

2041 6402 TTYIN2, TTI
2042 2000 2000                 /LSW
2043 2000 2000                 /CAW

2044 4042 JMS Z SR1           /SCOPE REPEAT? (SR1 SET)
2045 5247 JMP .+2             /NO
2046 5234 JMP TS681F          /YES
2047 1242 TAD TTYIN2+1
2050 1337 TAD M1000          /LSW SHOULD CONTAIN 1000
2051 7440 SZA
2052 5262 JMP LSWERR
2053 1243 TAD TTYIN2+2
2054 1336 TAD MN2000          /CAW SHOULD CONTAIN 2000
2055 7440 SZA
2056 5323 JMP CAWERR
2057 4051 NXTTY, JMS Z SR2   /VERIFY REPEAT? (SR2 SET)
2060 5735 JMP I AT681G         /NO, ENTER NEXT TEST
2061 5234 JMP TS681F          /YES

/DETERMINE LSW ERROR TYPE
2062 4020 LSWERR, JMS Z SR0   /HALT ON ERROR? (SR0 SET)
2063 5257 JMP NXTTY           /NO
2064 1242 TAD TTYIN2+1        /WAS MB SHIFTED?
2065 0331 AND SW2000
2066 7640 SZA CLA            /SKIP IF MB WAS SHIFTED
2067 5271 JMP .+2
2070 5275 JMP .+5

/ERROR HALT 1 - MB WAS NOT SHIFTED CORRECTLY
2071 1242 TAD TTYIN2+1        /DISPLAY LSW IN AC
2072 7100 CLL
2073 7402 ERTTI4, HLT         /HALT 1- CHECK 'SHIFT MB'
2074 5234 JMP TS681F

/VERIFY CORRECT MB0 (0) SHIFT ENABLED
2075 1242 TAD TTYIN2+1        /WAS MB0 INCORRECTLY SET TO 1?
2076 0332 AND SW5000
2077 1333 TAD M5000
2100 7640 SZA CLA            /SKIP IF MB0 (1) AND THE MB REG.
2101 5306 JMP .+5            /SHIFT WAS EXECUTED

```

MAINDEC-08-D71A-LA

```

/ERROR HALT 2
2112 1242 TAD TTYIN2+1 /DISPLAY LSW IN AC
2113 7100 CLL
2114 7402 FRTTI5, HLT /HALT 2 - MB0 INCORRECTLY SFT TO 1
2115 F234 JMP TS681F

/VERIFY THAT COUNT MR WAS NOT ENABLED
2116 1242 TAD TTYIN2+1 /WAS COUNT MR INCORRECTLY ENABLED?
2117 F334 AND SW0007
2118 7640 SZA CLA /DON'T SKIP IF COUNT WAS ENABLED
2119 F313 JMP .+2
2120 F317 JMP .+5 /LSW ERROR UNIDENTIFIED

/ERROR HALT 3
2113 1242 TAD TTYIN2+1 /DISPLAY LSW IN AC
2114 7100 CLL
2115 7402 FRTTI6, HLT /HALT 3 - 'COUNT MB' INCORRECTLY ENABLED
2116 F234 JMP TS681F

/ERROR HALT 4
2117 1242 TAD TTYIN2+1 /DISPLAY LSW IN AC
2118 7100 CLL
2119 7402 ERITI7, HLT /HALT 4 - COMBINATION OF ERRORS 4,5 & 6
2120 F234 JMP TS681F

/ERROR HALT 5 - CAW WAS MODIFIED
2123 4020 CAWERR, JMS Z SR0 /HALT ON ERROR? (SR0 SET)
2124 F257 JMP NXTTY /NO
2125 1243 TAD TTYIN2+2 /DISPLAY CAW IN AC
2126 7100 CLL
2127 7402 FRTTI8, HLT /HALT 5 - CHECK FOR INCORRECT C CYC
2128 F234 JMP TS681F

2131 2000 SW2000, 2000
2132 F000 SW5000, 5000
2133 3000 M5000, -5000
2134 F007 SW0007, 0007
2135 2200 AT681G, TS681G
2136 F000 MN2000, -2000
2137 7000 M1000, -1000

```

MAINDEC-08-D71A-LA

*2200
 /TS681G - TTI TEST, PART 3 - CHECK IOT 6402 WITH LSW = 4003

2210	7300	TS681G, CLL CLA	
2211	1254	TAD LS4003	/PREFSET LINE STATUS WORD
2212	3210	DCA TTYIN3+1	
2213	1256	TAD CW4000	/PRESET CHARACTER ASSEMBLY WORD
2214	3211	DCA TTYIN3+2	
2215	1260	TAD ANOP	
2216	3212	DCA TTYIN3+3	/PRESET NOP INSTRUCTION
2217	6402	TTYIN3, TTI	
2218	4003	4003	/LSW
2219	4000	4000	/CAW
2220	7000	NOP	
2221	4042	JMS Z SR1	
2222	5216	JMP .+2	/NO
2223	5200	JMP TS681G	/YES
2224	1210	TAD TTYIN3+1	
2225	1255	TAD M4004	
2226	7440	SZA	/WAS LSW UPDATED CORRECTLY?
2227	5231	JMP FRRLSW	/LSW IS INCORRECT
2228	1211	TAD TTYIN3+2	
2229	1257	TAD M6000	
2230	7440	SZA	/WAS CAW UPDATED CORRECTLY?
2231	5236	JMP FRRCAW	/CAW IS INCORRECT
2232	4051	TTYNXT, JMS Z SR2	
2233	5262	JMP TS681H	/NO
2234	5200	JMP TS681G	/YES
2235	4020	FRRLSW, JMS Z SR0	/HALT ON ERROR? (SR0 SET)
2236	5226	JMP TTYNXT	/NO
2237	1210	TAD TTYIN3+1	/DISPLAY LSW IN AC
2238	7402	ERTTI9, HLT	/HALT 1 - AC SHOULD EQUAL 4004
2239	5200	JMP TS681G	
/ERROR HALT 1 - LSW WAS NOT UPDATED CORRECTLY			

MAINDEC-08-D71A-LA

/ERROR HALT 2 - CAW WAS NOT UPDATED CORRECTLY		
2236 4020 FRRCAW,	JMS Z SR0	/HALT ON FRROR? (SR0 SET)
2237 5226 JMP TTYNXT		/NO
2240 1212 TAD TTYIN3+3		/WAS NOP MODIFIED?
2241 1261 TAD MNOP		
2242 7640 SZA CLA		
2243 5250 JMP .+5		/NOP WAS MODIFIED
2244 7100 CLL		
2245 1211 TAD TTYIN3+2		
2246 7402 ETTI10, HLT		/HALT 2A - CAW & AC SHOULD = 6000
2247 5200 JMP TS681G		
2250 7100 CLL		
2251 1211 TAD TTYIN3+2		
2252 7402 ETTI11, HLT		/HALT 2B - CHECK FOR INCORRECT S CYCLE
2253 5200 JMP TS681G		/ SKIP ENABLE
2254 4003 LS4003, 4003		
2255 3774 M4004, -4004		
2256 4000 CW4000, 4000		
2257 2000 M6000, -6000		
2258 7000 ANOP, NOP		
2259 1000 MNOP, -7000		

MAINDEC-08-D71A-LA

/TS681H - TTI TEST, PART 4 - CHECK 'COUNT MB' EXECUTION

2262	7300	TS681H, CLL CLA	
2263	1366	TAD MSEVEN	/PREFSET TTICNT TO -7
2264	3365	DCA TTICNT	
2265	1131	TAD # FOUR	/PRESET LSWCNT TO 4
2266	3364	DCA LSWCNT	
2267	1256	PASTRT, TAD CW4000	
2270	1364	TAD LSWCNT	
2271	3301	DCA TTYIN4+1	/PRESET LSW
2272	2364	ISZ LSWCNT	/ADD ONE TO LSWCNT
2273	1364	TAD LSWCNT	
2274	3367	AND MSKCNT	/MSKCNT EQUALS 0007
2275	3364	DCA LSWCNT	
2276	1256	TAD CW4000	/PRESET CAW
2277	3302	DCA TTYIN4+2	
2300	4002	TTYIN4, TTI	
2301	4004	4004	/LSW - COUNT IS INCREMENTED ON EACH PASS
2302	4000	4000	/CAW - SHOULD NEVER BE MODIFIED
2313	4042	JMS # SR1	
2314	5312	JMP .+6	/NO
2315	1364	RETEST, TAD LSWCNT	
2316	1371	TAD CNTM1	/YES
2317	3367	AND MSKCNT	/SUBTRACT 1 FROM LSWCNT
2318	3364	DCA LSWCNT	
2311	5267	JMP PASTRT	/EXECUTE REPEAT
			/WAS LSW UPDATED CORRECTLY?
2312	1301	TAD TTYIN4+1	
2313	7500	SMA	/DOES LSW0 CONTAIN 1?
2314	5334	JMP FRLSW0	/NO; ERROR 1
2315	3367	AND MSKCNT	/YES; CONTINUE TEST
2316	7041	CIA	
2317	1364	TAD LSWCNT	/WAS LSW COUNT INCREMENTED CORRECTLY?
2320	7440	SZA	
2321	5343	JMP ERRCNT	/NO; ERROR 2
2322	1302	TAD TTYIN4+2	/YES; TEST CAW
2323	7041	CIA	
2324	1256	TAD CW4000	/DOES CAW EQUAL 4000?
2325	7440	SZA	
2326	5355	JMP MOOCAW	/NO
			/TEST FOR SEVENTH PASS
2327	2365	CHKPAS, ISZ TTICNT	
2330	5267	JMP PASTRT	/NOT SEVENTH PASS
2331	4051	JMS # SR2	
2332	5770	JMP I AT681I	/VERIFY REPEAT? (SR2 SET)
2333	5262	JMP TS681H	/YES, REPEAT TEST

MAINDEC-08-D71A-LA

1354	4020	/ERROR 1 - LSWM WAS CLEARED TO ZERO FRI SWA, JMS Z SR0	/HALT ON ERROR? (SR0 SET)
1355	5327	JMP CHKPAS	/NO
1356	7100	CLL	
1357	1301	TAD TTYIN4+1	/DISPLAY LSW IN AC
1340	7402	FTTI12, HLT	/HALT 1 - CHECK FOR INCORRECT S CYCLE MR SHIFT
1341	7200	CLA	
1342	5305	JMP RETEST	
1343	4020	/ERROR 2 - LSW COUNT IS INCORRECT ERRCNT, JMS Z SR0	/HALT ON ERROR?
1344	5327	JMP CHKPAS	/NO
1345	7100	CLL	
1346	1364	TAD LSWCNT	/DISPLAY EXPECTED LSW COUNT
1347	7402	FTTI13, HLT	/HALT 2A - CHECK S CYCLE 'COUNT MR ENABLE.'
1350	7200	CLA	
1351	1301	TAD TTYIN4+1	/DISPLAY ACTUAL LSW COUNT
1352	7402	HLT	/HALT 2B
1353	7200	CLA	
1354	5305	JMP RETEST	
1355	4020	/ERROR 3 - CAW IS INCORRECT MODCAW, JMS Z SR0	/HALT ON ERROR?
1356	5327	JMP CHKPAS	/NO
1357	7100	CLL	
1358	1302	TAD TTYIN4+2	/DISPLAY CAW IN AC
1351	7402	FTTI14, HLT	/HALT 3 - CHECK FOR INCORRECT C CYCLE GENERATIO
1352	7200	CLA	
1353	5305	JMP RETEST	
1354	5000	LSWCNT, 0	
1355	0000	TTICNT, 0	
1356	7771	MSFVEN, -00007	
1357	0007	MSKCNT, 0007	
1350	2400	AT681I, TS681I	
1351	7777	CNTM1, -0001	

MAINDEC-08-D71A-LA

*2400

/TS681I - MB REGISTER SHIFT TEST, PART 1

2400	7300	TS681I, CLA CLL	/FILL MR WITH ONES
2401	1255	TAD M14	
2402	3252	DCA SHFCNT	/PRESET SHIFT COUNTER
2403	3253	DCA CHKCAW	/RESET TEST WORD
2404	3211	SHFTI, DCA TTYIN5+2	/PRESET CAW
2405	1254	TAD PRLSW1	
2406	3210	DCA TTYIN5+1	/PRESET LINE STATUS WORD
2407	4002	TTYIN5, TTI	
2408	4003	4003	/LSW
2409	1000	%	/CAW
2410	4042	JMS # SR1	/SCOPE REPEAT?
2411	5216	JMP .+3	/NO
2412	1253	TAD CHKCAW	/YES, RETAIN SAME CAW & REPEAT
2413	5204	JMP SHFTI	
 /CHECK RESULTS OF MB SHIFT			
2416	7120	CLL CML	/1 TO LINC
2417	1253	TAD CHKCAW	
2418	7010	RAR	/SIMULATE MR SHIFT
2419	3253	DCA CHKCAW	/STORE SHIFT RESULTS
2420	1253	TAD CHKCAW	
2421	7041	CIA	
2422	1211	TAD TTYIN5+2	/COMPARE FOR CORRECT SHIFT RESULTS
2423	7640	SZA CLA	/SKIP IF RESULTS ARE CORRECT
2424	5234	JMP FRMRSI	
 /MR SHIFT CORRECT			
2425	2252	SHFINI, ISZ SHFCNT	/SKIP IF MR IS FULLY, (ONES)
2426	5205	JMP SHFTI+1	
2427	4051	JMS # SR2	/VERIFY REPEAT?
2428	5256	JMP TS681J	/NO, ENTER PART 2
2429	5200	JMP TS681I	/YES, REPEAT PART 1

MAINDEC-08-D71A-LA

	/MB SHIFT ERROR DETECTED, (PART 1)		
2434	4W24	FRMRS1, JMS ≠ SRW	/HALT ON ERROR?
2435	F227	JMP SHFINI	/NO
2436	71W1	CLL	
	/HALT 1 - MB SHIFT ERROR, PART 1		
2437	1253	TAD CHKCW	
2440	74W2	FRMRS1, HLT	/HALT & DISPLAY CORRECT SHIFT RESULTS
2441	72W0	CLA	
2442	1211	TAD TTYIN5+2	
2443	74W2	HLT	/HALT & DISPLAY ACTUAL SHIFT RESULTS
	/RETEST FAILING SHIFT		
2444	73W0	CLA CLL	
2445	1253	TAD CHKCW	
2446	70W4	RAL	/RESTORE PREVIOUS CAW CONTENTS
2447	3253	DCA CHKCW	/AND RETEST
2450	1253	TAD CHKCW	
2451	F2W4	JMP SHFTI	
2452	W0W0	SHFCNT, 0	
2453	W0W0	CHKCW, 0	
2454	4W03	PRLSW1, 4W03	
2455	7764	M14, -W014	

MAINDEC-08-D71A-LA

/TS681J - MB REGISTER SHIFT TEST, PART 2

2456	7201	TS681J, CLA IAC	/FILL MR WITH ZEROS
2457	1255	TAD M14	
2460	3252	RCA SHFCNT	/PRESET SHIFT COUNTER
2461	1331	TAD MS3777	
2462	3253	RCA CHKCAW	/PRESET TEST WORD
2463	1254	SHIFTJ, TAD PRLSW1	
2464	3270	RCA TTYIN6+1	/PRESET LINE STATUS WORD
2465	1253	TAD CHKCAW	
2466	3271	RCA TTYIN6+2	/PRESET CAW
2467	6402	TTYIN6, TTI	
2470	4003		/LSW
2471	3777		/CAW
2472	4042	JMS ≠ SR1	/SCOPE REPEAT?
2473	5275	JMP .+2	/NO
2474	5263	JMP SHIFTJ	/YES, RETAIN SAME CAW & REPEAT
/CHECK RESULTS OF MB SHIFT			
2475	1253	TAD CHKCAW	
2476	7110	CLL RAR	/SIMULATE MR SHIFT
2477	3253	RCA CHKCAW	
2540	1271	TAD TTYIN6+2	/GET ACTUAL MB SHIFT RESULT
2541	0331	AND MS3777	
2542	7041	CIA	
2543	1253	TAD CHKCAW	/COMPARE WITH CORRECT MB SHIFT RESULT
2544	7640	SZA CLA	/SKIP IF RESULTS ARE CORRECT
2545	5313	JMP FRMBSJ	
/MR SHIFT CORRECT			
2546	2252	SHEFINJ, ISZ SHFCNT	/SKIP IF MR IS FULL, (ZEROS)
2547	5263	JMP SHIFTJ	
2510	4051	JMS ≠ SR2	/VERIFY REPEAT?
2511	5732	JMP J AT681K	/NO, ENTER PART 3
2512	5256	JMP TS681J	/YES, REPEAT PART 2

MAINDEC-08-D71A-LA

2513	4020	/MB SHIFT ERROR DETECTED, (PART 2)	
		FRMBSJ, JMS Z SR0	/HALT ON FRROR?
2514	5306	JMP SHFINJ	
		/HALT ? - MB SHIFT ERROR, PART 2	
2515	7100	CLL	
2516	1253	TAD CHKCW	
2517	7402	FRMBS2, HLT	/HALT & DISPLAY CORRECT SHIFT RESULTS
2520	7200	CLA	
2521	1271	TAD TTYIN6+2	
2522	0331	AND MS3777	
2523	7402	PLT	/HALT & DISPLAY ACTUAL SHIFT RESULTS
2524	7200	CLA	
2525	1253	TAD CHKCW	
2526	7124	CLL CML RAL	/RESTORE PREVIOUS CAW CONTENTS
2527	8253	DCA CHKCW	/AND RETET
2530	5263	JMP SHIFTJ	
2531	3777	MS3777,	3777
2532	2600	AT681K,	TS681K

MAINDEC-08-D71A-LA

#2600

/TS681K - MB REGISTER SHIFT TEST, PART 3

2610	7300	TS681K, CLA CLL	/FILL MR WITH ALTERNATE ONES & ZEROS
2611	3302	RCA PSFLEC	/RESET PASS SELECTOR
2612	1301	TAD MIN14	
2613	3277	DCA CNTSHF	/PRESET SHIFT COUNTER
2614	1303	TAD PRCAW	
2615	3276	DCA CAWCHK	/PRESET TEST WORD
2616	1300	SHIFTK, TAD PRLSW3	
2617	3213	DCA TTYIN7+1	/PRESET LSW
2618	1276	TAD CAWCHK	
2619	3214	DCA TTYIN7+2	/PRESET CAW TO 4000
2620	6402	TTYIN7, TTI	
2621	4003		/LSW
2622	4000		/CAW
2623	4042	JMS ≠ SR1	/SCOPE REPEAT?
2624	F224	JMP .+2	/NO
2625	F206	JMP SHIFTK	/YES, RETAIN SAME CAW & RETEST
/CHECK RESULTS OF MB SHIFT			
2626	1276	TAD CAWCHK	
2627	7130	CLL CML RAR	/SIMULATE MR SHIFT
2628	3276	DCA CAWCHK	
2629	7010	RAR	
2630	3304	DCA RITBUK	/SAVE PREVIOUS CONTENTS OF MR11
2631	1214	TAD TTYIN7+2	
2632	7041	CIA	
2633	1276	TAD CAWCHK	/COMPARE MB SHIFT RESULTS
2634	7640	SZA CLA	/SKIP IF RESULTS ARE CORRECT
2635	F250	JMP FERMBSK	
/MR SHIFT CORRECT			
2636	2277	SHFINK, ISZ CNTSHF	/SKIP IF MR FULL, (ONES & ZEROS)
2637	F235	JMP .+2	
2638	F267	JMP FX681T	
2639	1302	TAD PSFLEC	/EXAMINE PASS SELECTOR
2640	7640	SZA CLA	
2641	F246	JMP .+7	
2642	1276	TAD CAWCHK	/PASS SELECTOR = 0
2643	F305	AND RSTMRO	/NOW SHIFT MR0 (0) TO MB1
2644	3276	DCA CAWCHK	
2645	7001	IAC	
2646	3302	DCA PSELEC	/1 TO PASS SELECTOR
2647	F206	JMP SHIFTK	

MAINDEC-08-D71A-LA

	/PASS SELECTOR = 1		
1646	3302	PCA PSFLEC	/NO TO PASS SELECTOR
647	5296	JMP SHIFTK	/NOW SHIFT MRW (1) TO MB1
	/MR SHIFT ERROR DETECTED, (PART 3)		
1650	4020	FRMRSK, JMS Z SRW	/HALT ON ERROR?
1651	5232	JMP SHFIWK	/NO
	/HALT 3 - MB SHIFT ERROR, PART 3		
1652	7100	CLL	
1653	1276	TAD CAWCHK	
1654	7402	FRMB\$3, HLT	/HALT & DISPLAY CORRECT SHIFT RESULTS
1655	7200	CLA	
1656	1214	TAD TTYIN7+2	
1657	7402	HLT	/HALT & DISPLAY ACTUAL SHIFT RESULTS
1658	7300	CLA CLL	
1659	1304	TAD RITBUK	/GET PREVIOUS CONTENTS OF MB11
1660	7004	HAL	
1661	1276	TAD CAWCHK	
1662	7004	HAL	/RESTORE PREVIOUS CAW CONTENTS
1663	3276	PCA CAWCHK	
1664	5206	JMP SHIFTK	/RETEST FAILING MB SHIFT
1665	4051	FX681T, JMS Z SR2	/VERIFY REPEAT?
1666	5272	JMP .+2	/NO
1667	5200	JMP TS681K	
	/END OF STATIC TEST		
1672	4060	JMS Z SR3	/HALT AT COMPLETION OF STATIC TEST?
1673	5706	JMP I ARING	/NO, REPFAT STATIC TEST
1674	7402	FNFTST, HLT	/END OF STATIC TEST
1675	5706	JMP I ARING	/DEPRESS CONTINUUF TO REPEAT STATIC TEST
1676	5000	CAWCHK, 0	
1677	1000	CNTSHF, 0	
1678	4003	PRLSW3, 4003	
1679	7764	MIN14, -0014	
1680	0000	PSELFC, 0	
1681	4000	PRCAW, 4000	
1682	0000	RITBUK, 0	
1683	3777	RSTMBO, 3777	
1684	0756	ARING, RING	

MAINDEC-08-D71A-LA

NACLFLO	0076	CN52	1363	ERLSP1	1355
ACVSFT	1665	C125	1325	ERLSRJ	1425
ADHAK	0633	C177	0754	ERLSPK	1474
ADHAKA	0624	C177D	1123	ERLSR1	1017
ADD	0243	C177K	1513	ERLSR2	1244
ADD1	1444	C400	0751	ERLSR3	1067
ADFC	0563	C401	1725	ERLSR4	1121
AEXIT	0344	C5252	1762	ERLSR5	1164
AGAIN	1471	C600	0752	ERLSR6	1235
AINTON	0100	C7777	1021	ERLSR7	1267
ALFTTR	0552	OCNTNU	1075	ERLSR8	1323
ALLCLK	0352	OE0	0600	ERLSR9	1361
ALSRA	1366	OISARL	0460	ERLSW1	2334
ALSRF	1166	UNEXT	1106	ERMBSI	2434
ALSRJ	1365	US1B	0724	ERMBSJ	2513
ALSRTS	0755	ECT	0512	ERMRSK	2659
ANOP	2260	ECT1	0206	ERMRS1	2444
ANSR	0623	ECT2	0072	ERMRS2	2517
ARING	2706	ECT3	0134	ERMRS3	2654
ARSTRT	0077	ECT4	0257	ERRCAW	2236
		ECT5	0466	ERRCMT	2343
ASCI	0562	ELSR1A	1431	ERRLSW	2231
ASCI1	0630	ELSR11	1500	ERSHFT	1754
ASURTR	0626	ENDTST	2674	ERTT11	2029
ATARI E	0441	ENEXT1	1140	ERTT12	2024
ATS681	1515	ENEXT2	1151	ERTT13	2034
ATTITS	1764			ERTT14	2073
ATYPF	0632	ERACD	1111	ERTT15	2104
AT681G	2135	ERACF	1154	ERTT16	2115
AT681I	2370	ERACF	1225	ERTT17	2121
AT681K	2532	ERACG	1260	ERTT18	2127
AUXAC	0141	ERACH	1313	ERTT19	2234
AWAY	0627	ERACT	1351		
BADINT	0160	ERAC1	1113	ERTT01	1625
HELCHA	0773	ERAC2	1156	ERTT02	1631
3ELL	0014	ERAC3	1227	ERTT03	1635
BITRUK	2704	ERAC4	1262	ERTT04	1663
CANCHK	2676	ERAC5	1315	ERTT05	1671
CANERR	2123	ERAC6	1353	ERTT06	1715
CHKCAW	2453	ERCL1	0067	ERTT07	1723
CHKINT	0153	ERCL2	0101	ERTT08	1751
CHKPAS	2327	ERCL3	0110	ERTT09	1760
CHPTR	0142	ERCL4	0117	ETTI10	2246
CLOCK	0137	ERCM1	1747	ETTI11	2252
CLOCK1	0261	ERDSTA	0716	ETTI12	2340
CLOCK2	0275	ERDSTB	0743	ETTI13	2347
CLOCK3	0311	ERDST1	0722	ETTI14	2361
CLOCK4	0325	ERDST2	0746	EXIST	0750
CLOCKOK	0341	ERJMP1	1640	EXIT	0470
CLRFIG	0232	ERJMP2	2016	EXLSR	1512
CLSURR	0005	ERJMP3	2022	LX681T	2667
INTM1	2371	ERJMP4	2026	FINISH	0550
CNTSHF	2677	ERLSRA	1014	FNFXT1	1211
COMCI K	0400	ERLSRB	1040	FNFXT2	1222
CONVRT	0641	ERLSRC	1063	FOUR	0131
COUNT	0006	ERLSRD	1115	ESTPAS	0017
CR	0522	ERLSRE	1160	GETLTR	0553
CRLF	0514	ERLSRF	1231	GFTNXT	0542
CWJMP1	2033	ERLSRG	1264	GNFXT1	1244
CW4000	2256	ERLSRH	1317	GNFXT2	1255

MAINDEC-08-D71A-LA

HEADER	0532	12000	1726	SWR000	2131
INFEXT1	1277	12525	1763	SWC000	2132
INFEXT2	1310	14000	1753	THREF	0130
INFEXT1	1335	14104	2255	TIME	0355
INFEXT2	1346	1412	0354	TIMER	0240
INFCNT	0437	15	0343	TIMEOUT	0136
INTERR	0464	15100	2133	TIMEHL	0442
INTON	0234	16	0551	TS581A	1600
INTRPT	0001	16000	2257	TS581B	1641
INSTA	0012	17777	1022	TS581C	1672
JMPADD	0345	NOAC	1606	TS581D	1727
JMPCL1	0346	NOFLAG	0132	TS581E	2000
JNFEKT1	1415	NORMAL	0417	TS581F	2034
KEFPAC	0010	NOSTAT	1612	TS581G	2200
KNFEKT	1463	NOTYPE	0510	TS581H	2262
LEITTR	0554	NXTTY	2057	TS581I	2400
LF	0523	OKJMP1	1637	TS581J	2456
LINCNT	1437	OKJMP2	2013	TS581K	2600
LNUTZ	1660	ONF	0126	TTCL	6411
LRUTFR	1712	PASS	0353	TTI	6402
LSKR	1023	PASTRT	2267	TTICNT	2365
LSKC	1046	PRCAW	2703	TTIER	1627
LSRD	1071	PRLSW1	2454	TTINCR	6401
LSRE	1125	PRLSW3	2700	TTU	6404
LSRF	1200	PSELF	2702	TTGER	1633
LSRG	1240	PT1NXT	1655	TTRL	6414
LSRH	1271	PT2NXT	1707	TTSL	6412
LSRT	1327	PT3NXT	1744	TTXOFF	0463
LSRJ	1400	PUTBAK	0625	TTYIN	2006
LSRK	1441	P142	0435	TTYIN2	2041
LSRTST	1000	P161	0436	TTYIN3	2207
LSTPAS	0452	RESTRT	0213	TTYIN4	2300
LSWCNT	2364	RETEST	2305	TTYIN5	2407
LSYERR	2062	RING	0756	TTYIN6	2467
LS4003	2254	RNGCNT	0775	TTYIN7	2612
MASK1	0342	RNPS	0145	TTYNXT	2226
MIV14	2701	RSTMRO	2705	TT10FF	6422
MNP	2261	SELECT	0200	TT10N	6424
		SHFCNT	2452	TT1SKP	6421
		SHFINI	2427	TT2OFF	6432
		SHFINJ	2506	TT2ON	6434
		SHFINK	2632	TT2SKP	6431
		SHFTFR	1717	TT3OFF	6442
		SHIFTI	2404	TT3ON	6444
		SHIFTJ	2463	TT3SKP	6441
		SHIFTK	2606	TT4OFF	6452
		SKIPFR	1623	TT4ON	6454
		SPACF	0631	TT4SKP	6451
		SRN	0020	TWO	0127
		SR1	0042	TYPE	0524
		SR2	0051	WORK	0622
		SR3	0060		
		STORAC	0140		
		STORF	0440		
		STORI	0011		
		ST585	0674		
		SURTR	0636		
		SWJMP1	2032		
		SW0007	2134		