

IDENTIFICATION

Product Code: Maindec 08-D4AØ - D

Product Name: PDP-8, 8/I Memory Parity Checkerboard

Date Created: May 14, 1968

Maintainer: Diagnostics Group

1. Abstract

The PDP-8, 8I Memory Parity Checkerboard diagnostics tests the parity bit plane for core failure on half-selected lines under worst case conditions. Its use is intended for basic 4K memory systems.

2. Requirements

2.1 Equipment

A standard PDP-8 or 8/I equipped with a parity memory stack and associated parity control logic.

2.2 Storage

There are two versions of this Maindec. The Low End program occupies locations 0005 to 0146 octal, and tests memory from 147 to 7700 octal.

The High End program occupies locations 7430 to 7571 octal, and tests memory from 100 to 7400 octal.

2.3 Preliminary Programs

The RIM loader must be in locations 7756 to 7776 octal.

3. Loading Procedure

3.1 Method

Load the program with the RIM loader.

- a. Turn off the teletype reader.
- b. Set the SWITCH REGISTER to 7756.
- c. Press LOAD ADDRESS, and then START.
- d. Place the program tape in the reader and turn on the reader.
- e. When the program has been loaded, stop the computer, turn off the reader, and remove the tape.

4. Starting Procedure

4.1 Starting Addresses

0005 Low End Checkerboard
7430 High End Checkerboard

4.2 Control Switch Settings

One of the four possible patterns that can be written in memory is obtainable by each of the following SR settings:

0100 (This setting is used for the standard PDP-8 core unit.)

0101 (This setting is used for the standard PDP-8/1 core unit.)

0000 (These are for special core units from other suppliers.)
0001

4.3 Operator Action

With the program in memory, set the SWITCH REGISTER to the starting address, 0005 for Low End or 7430 for High End.

Press LOAD ADDRESS.

Set the SWITCH REGISTER to one of the four settings given in section 4.2 to obtain the correct pattern. For most PDP-8's this will be 0100. For most PDP-8/1's, the setting will be 0101.

Press START.

The program will run until an error is detected, or stopped by the operator.

5. Operating Procedure

5.1 Operational Switch Settings

See section 4.2.

5.2 Subroutine Abstracts

The PDP-8 uses even parity (the 13 bit word always contains an even number of binary ones). The PDP-8/1 uses odd parity (the 13 bit word always contains an odd number of binary ones).

The checkerboard patterns are written into the parity bit plane by writing a word containing an odd or even number of bits (a word of all 0's is considered as even), into the memory stack. With the PDP-8/1, for example, a one is written into the parity plane by writing a word of all 0's. To write a 0, a word equal to 0001 octal is written. The inverse is applied for a PDP-8.

After a pattern is written, error checking begins by reading a location and issuing an SNPE IOT (6101). If no skip occurs the program assumes a parity error is present. If a skip occurs, the contents are complemented, written back into the same location, and rechecked for parity error.

The original contents are returned to the location, and the next sequential location is then checked.

After all of memory is tested, the program then writes the complement of the pattern and proceeds to check as before.

5.3 Operator Action

See section 4.3.

6. Errors

An error halt will result anytime that the SNPE IOT does not skip.

6.1 Error Halts and Description

Two halts are provided for each error, and are described below. Two addresses are given for each halt; the first is for the Low End Test, and the second for the High End Test.

<u>C(MA)</u>	<u>Tag</u>	<u>Description</u>
0121 7544	E1	A memory parity error. The AC displays the contents of the location last read when the parity error occurred.
0124 7547	E1A	The AC displays the address read when the parity error occurred.

6.2 Error Recovery

<u>Tag</u>	<u>Operator Action</u>
E1	Press CONTINUE to reach the next halt.
E1A	Press CONTINUE to clear the parity error, and resume testing with the next sequential memory location.

7. Restrictions

7.1 Starting Restrictions

None

7.2 Operating Restrictions

All diagnostics, including Basic Memory Checkerboard, for a basic PDP-8 or 8/I must have been previously run without error.

8. Miscellaneous

8.1 Execution Time

The time to write and test any pattern and its complement is approximately three (3) seconds.

9. Program Description

The resultant checkerboard patterns written into the parity bit plane are the same as those generated by the Basic Memory Checkerboard test. For a detailed description, including diagrams of the patterns, refer to the Basic Memory Checkerboard write-up (Maindec-08-D1J0-D).

10. Listing

0051 1141
0052 0135
0053 7650
0054 5026
0055 5040

TAD SA
AND BOT
SMA CLA
JMP STC
JMP X-2

/77

```

00156 3143
00157 1136
00160 3140
00161 1144
00162 3141
00163 1541
00164 1131
00165 3541
00166 1132
00167 1141
00170 7650
00171 5074
00172 2141
00173 5063

00174 2140
00175 5061
00176 1146
00177 3045
0100 1144
0101 3141
0102 1143

/READ AND COMPLEMENT 15 TIMES BEFORE TEST.
/
00ALL, DCA WRD /SAVE DATA
TAD 117 /LOOP COUNTER
DCA LOOP /END OF PROGRAM+1
TAD MUD /ADDRESS COUNTER
DCA SA /READ
TAD I SA /COMPLEMENT
TAD ROT /WRITE BACK
DCA I SA /64 DECIMAL
TAD POT /ADDRESS=7700 IF NO SKIP
TAD SA /INCREMENT ADDRESS
SNA CLA /LOOP
JMP +3 /JMP2=JMP CCK
ISZ SA
JMP LALL

ISZ LOOP /15 TIMES WHEN SKIP
JMP LALL-2 /LOOP
TAD JMP2 /JMP2=JMP CCK
DCA STD-2
TAD MUD
DCA SA
TAD WRD

```

0133	3143	DCA WRD	/CHECK PATTERN
0134	1541	TAD I SA	
0135	6101	SMP	/SKIP ON NO PARITY ERROR
0136	5120	JMP CC3	/ERROR
0137	1131	TAD ROT	/COMPLEMENT PARITY BIT
0138	3541	DCA I SA	/COMPLEMENT THE WORD
0139	1541	TAD I SA	/IN CORE
0140	6101	SMP	/SKIP ON NO PARITY ERROR
0141	5120	JMP CC3	
0142	7202	CLA	
0143	1143	TAD WRD	
0144	7100	CLL	
0145	5046	JMP STD-1	
0146	1541	TAD I SA	/ERROR: AC CONTAINS INCORRECT WORD.
0147	7402	HLT	
0148	7202	CLA	
0149	1141	TAD SA	/AC CONTAINS ADDRESS OF
0150	7402	HLT	/REGISTER IN ERROR
0151	7301	CLA CLL	
0152	6104	CMP	/CLEAR ERROR
0153	5115	JMP CC2	
0154	7640	ROT	/CONSTANTS
0155	0200	ROT	
0156	0100	POT	
0157	0010	NOT	
0158	0002	DOT	
0159	0077	ROT	
0160	7760	M17	
0161	0000	PAT	/VARIABLES
0162	0000	LOOP	
0163	0000	SA	
0164	0000	COM	
0165	0000	WRD	
0166	0147	MUD	+3
0167	5050	JMP1	JMP DUALL
0168	5103	JMP2	JMP CCK

3

THERE ARE NO ERRORS

SYMBOL TABLE

ROT	0135
CCK	0133
CC2	0115
CC3	0128
CC4	0127
CMR	0114
COM	0142
DBALL	0256
DOT	0134
E1	0121
E1A	0124
HOT	0132
JMP1	0145
JMP2	0146
LALL	0263
LOOP	0140
MUD	0144
M17	0136
NOT	0133
PAT	0137
POT	0132
ROT	0131
SA	0141
SMP	0121
STR	0217
STC	0226
STD	0247
SIX	0212
WRD	0143
X	0242
Y	0134

SYMBOL TABLE

STX	0112
STH	0117
STC	0026
Y	0034
X	0042
STD	0247
DOALL	0056
LALL	0063
CKK	0123
CC2	0115
CC3	0120
E1	0121
E1A	0124
CC4	0127
HOT	0130
ROT	0131
POT	0132
NOT	0133
DOT	0134
BOT	0135
M17	0136
PAT	0137
LOOP	0140
SA	0141
COM	0142
WRD	0143
MUD	0144
JMP1	0145
JMP2	0146
SMP	6101
CMP	6104

/POP-8 PARITY CHECKERBOARD (HIGH)
/MAINDEC 802: PDP-8 CHECKERBOARD

```

0001          JMP ,
0001 5001          0002
0002 0002          0003
0003 0003          /
          *7430
          /
          SMP=6101
          CMP=6104
          /
7430 7121          CLL CML IAC      /HIGH END TEST
7431 3363          DCA COM
7432 6104          CMP
7433 1370          TAD JMP1
7434 3270          DCA STD-2

7435 7604          LAS
7436 1353          TAD K100
7437 3364          DCA PAT
7440 1353          TAD K100
7441 3365          DCA SA

7442 2363          ISZ COM
7443 1363          TAD COM
7444 0361          AND DOT
7445 7640          SZA CLA
7446 1360          TAD NOT
7447 1357          TAD HUT
7450 3257          DCA Y

7451 1356          TAD 50T
7452 1365          TAD SA
7453 7650          SNA CLA
7454 5233          JMP STX-2
7455 1364          TAD PAT
7456 0355          AND ROT

7457 0000          2
7460 1360          TAD NOT
7461 1357          TAD HUT
7462 3265          DCA X
7463 1364          TAD PAT
7464 0361          AND DOT

7465 0000          0
7466 7001          IAC
7467 7420          SNL
7470 5301          JMP 00ALL
7471 3765          DCA I SA

```

/STORE PATTERN AND THE COMPLEMENT

7472	2365	ISZ SA	
7473	2364	ISZ PAT	
7474	1365	TAD SA	
7475	2354	AND BOT	
7476	7550	SNA CLA	
7477	5251	JMP STC	
7500	5263	JMP X=2	

STD,

/WORD WHEN CHECKING

/77

```

7521 3366
7522 1362
7523 3367
7524 1353
7525 3365
7526 1765
7527 1355
7528 3765
7529 1356
7530 1365
7531 7650
7532 5317
7533 2365
7534 5306

7517 2367
7518 5304
7519 1371
7520 3270
7521 1353
7522 3365
7523 1366

7526 3366
7527 1765
7528 6101
7529 5343
7530 1355
7531 3765
7532 1765
7533 6101
7534 5343
7535 7200
7536 1366
7537 7100
7538 5271
7539 1765
7540 7422
7541 7200
7542 1365
7543 7402
7544 7300
7545 6104
7546 5340

/READ AND COMPLEMENT 15 TIMES BEFORE TEST,
/
DOALL, DCA WRD /SAVE DATA
TAD M17
DCA LOOP /LOOP COUNTER
TAD K100
DCA SA /ADDRESS COUNTER
TAD I SA /READ
TAD ROT /WRITE BACK
DCA I SA /400
TAD SOT /ADDRESS=7700 IF NO SKIP
TAD SA
SNA CLA
JMP I+3
ISZ SA
JMP LALL /INCREMENT ADDRESS /LOOP

/
ISZ LOOP /15 TIMES WHEN SKIP
JMP LALL-2 /LOOP
TAD JMP2 /JMP2=JMP CCK
DCA STD-2
TAD K100
DCA SA
TAD WRD

/
CCK, DCA WRD /CHECK PATTERN
TAD I SA /SKIP ON NO PARITY ERROR
SMP CC3 /ERROR
JMP CC3 /COMPLEMENT PARITY BIT
TAD ROT /COMPLEMENT THE WORD
DCA I SA /IN CORE
TAD I SA /SKIP ON NO PARITY ERROR
SMP CC3 /ERROR
CLA
TAD WRD
CLL
JMP STD-1
TAD I SA
HLT
CLA
VAD SA
HLT
CLA CLL
CMP
JMP CC2

CC2,
CC3,
E1,
E1A,
CC4,

```

7553	0100	K100,	100
7554	0077	ROT,	77
7555	0200	ROT,	200
7556	0400	SOT,	400
7557	7640	ROT,	7640
7560	0010	NOT,	10
7561	0002	DOT,	2
7562	7760	M17,	7760
7563	0000	COM,	0
7564	0000	PAT,	0
7565	0000	SA,	0
7566	0000	WRD,	0
7567	0000	LOOP,	0
7570	5301	JMP1,	JMP DOALL
7571	5326	JMP2,	JMP CCK
			\$

/VARIABLES

THERE ARE NO ERRORS

SYMBOL TABLE

ROT	7554
CCK	7526
CC2	7540
CC3	7543
CC4	7552
CMP	6104
COM	7563
DOALI	7501
DOT	7561
E1	7544
E1A	7547
H0T	7557
JMP1	7570
JMP2	7571
K100	7553
LALL	7506
LOOP	7567
M17	7562
NOT	7560
PAT	7564
ROT	7555
SA	7565
SMP	6101
SOT	7556
STR	7442
STC	7451
STD	7472
STX	7435
WRD	7566
X	7465
Y	7457

SYMBOL TABLE

SMP	6121
CMP	6124
STX	7435
STR	7442
STC	7451
Y	7457
X	7465
STD	7472
DOALL	7501
LALL	7506
CCK	7526
CC2	7540
CC3	7543
E1	7544
E1A	7547
CC4	7552
K100	7553
ROT	7554
ROT	7555
SOT	7556
HOT	7557
NOT	7560
DOT	7561
M17	7562
COM	7563
PAT	7564
SA	7565
WRD	7566
LOOP	7567
JMP1	7570
JMP2	7571