## GT40/GT42

 user's guide

## GT40/GT42 <br> user's guide

digital equipment corporation • maynard. massachusetts

1st Edition, June 1973
2nd Printing, September 1973
3rd Printing (Rev), November 1974

## Copyright © 1973, 1974 by Digital Equipment Corporation

The material in this manual is for informational purposes and is subject to change without notice.

Digital Equipment Corporation assumes no responsibility for any errors which may appear in this manual.

Printed in U.S.A.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

## DEC PDP

FLIP CHIP FOCAL DIGITAL COMPUTER LAB UNIBUS

## CONTENTS

Page
GT40/GT42 GRAPHIC DISPLAY TERMINAL
$1.1 \quad$ PURPOSE AND SCOPE ..... 1
1.2 GENERAL DESCRIPTION .....  1
1.3 SYSTEM ORGANIZATION ..... 1
1.4 SYSTEM OPERATION ..... 5
1.5 EQUIPMENT SPECIFICATIONS ..... 5
2.1 GT40/GT42 START-UP PROCEDURES ..... 9
2.1.1 GT40/GT42 Terminal Systems ..... 9
2.1.2 GT42 Paper Tape Systems ..... 10
2.1.3 GT40 Paper Tape Systems ..... 10
2.1.4 GT42 Bootstraps For Other Devices ..... 15
2.1.5 GT42 Graphics Test ..... 16
2.2
GT40/42 FAILURE PROCEDURES ..... 16
3.1 GT40/42 INTERFACES ..... 17
3.2 PARALLEL PORT ..... 17
3.2.1 Unibus Structure ..... 17
3.2.1.1 Bidirectional Lines ..... 19
3.2.1.2 Master/Slave Relationship ..... 19
3.2.1.3 Interlocked Communication ..... 19
3.2.2 Peripheral Device Organization and Control .....  20
3.2.3 Unibus Control Arbitration ..... 20
Priority Transfer Requests .....  20
3.2.3.1 ..... 3.2.3.2
Processor Interrupts ..... 21
3.2.3.3 Data Transfers ..... 21
3.3SERIAL PORT22
3.4 DL11 PROGRAMMING ..... 223.4.1
Receiver Status Register .....  23
Receiver Buffer Register .....  26
Transmitter Status Register ..... 27
Transmitter Buffer Register .....  27
Interrupts ..... 28
Timing Considerations ..... 28
Receiver ..... 28
Transmitter ..... 28
Break Generation Logic ..... 28
Program Notes ..... 29
Program Example ..... 29
PROGRAMMING THE GT40/42 ..... 29
PROGRAMMING CONCEPT ..... 294.4IMPORTANT REGISTERS (all addresses are in octal)314.5PDP-11 INSTRUCTION SET33
334.6GT40/42 DISPLAY PROCESSOR INSTRUCTION SET
4.6.1 Initializing the Display Processor ..... 33PROGRAMMING EXAMPLES33
4.6.2 Display File ..... 38
4.6.3 Application of the Stop Interrupt ..... 39

## CONTENTS (Cont)

Page
4.7 PROGRAMMING RESTRICTIONS ..... 40
4.7.1 Stop and Sync, Microcoding ..... 40
4.7 .2 Display File Changes ..... 41
4.7.3 Non-Flicker Display ..... 41ADVANCED PROGRAMMING TECHNIQUES424.8.2Subroutines424.8 .3Light Pen Interaction444.8.4Special Characters44Edge Violations44COMMUNICATIONS BOOTSTRAP READ-ONLY MEMORY (ROM)45Bootstrap Loader45
5.1.2 Character Echoing ..... 47
APPENDIX A KEYBOARD LAYOUT
APPENDIX B ADDRESS MAPPING
APPENDIX C CHARACTER CODES
APPENDIX D ROM BOOTSTRAP LOADER PROGRAM - GT40
APPENDIX E SCROLLING ROM BOOTSTRAP LOADER PROGRAM - GT42

## ILLUSTRATIONS

Figure No. Title ..... Page
GT40 Graphic Display Terminal ..... 2
GT42 Graphic Display Terminal ..... 2
GT40/42 Graphic Display Terminal, Block Diagram ..... 3
GT40, Rear View ..... 3
GT42, Rear View ..... 4
LK40 Keyboard (cover removed) ..... 11
Unibus Interface Block Diagram ..... 17
Receiver Status Register (RCSR) - Bit Assignments ..... 23
Receiver Buffer Register (RBUF) - Bit Assignments ..... 25
Transmitter Status Register (XCSR) - Bit Assignments ..... 26
Transmitter Buffer Register (XBUF) - Bit Assignments ..... 27
Serial Character Format ..... 29
Program Example ..... 30
GT40/42 Data Paths ..... 30
Memory Layout Example ..... 31
Instruction Word Functions ..... 34
Data Word Formats ..... 35
Non-Flicker Display as Determined by Vector Quantity and Magnitude ..... 42
Subroutining Example ..... 43

## ILLUSTRATIONS (Cont)

Page
20 Encoding and Decoding of Serial Data ..... 46
21 Filler Character Transmission to the GT40/42 ..... 46
Absolute Program. Octal Format ..... 47
22Absolute Program Conversion and Transmission48
A-1 Keyboard Key Configuration ..... A-2
A- 2128-Character Keyboard (Position 1)A-2
A-3 64-Character Keyboard (Position 2) ..... A-3
B-1 Address Mapping ..... B-1
D-1 Communications Bootstrap Loader Flow Diagram ..... D-8
E-1 Communications Bootstrap Loader Flow Diagram ..... E-31
TABLES
Table No. Title Page23
1

Bootstrap Loader Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

First Bootstrap Loader Instruction Locations . . . . . . . . . . . . . . . . . . . . . . . . . 12
Switch Register Configuration for Loading . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Unibus Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
GT40/42 Priority . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
BC05-C-25 Cable Output Connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Standard DL11 Register Assignments for the GT40/42 . . . . . . . . . . . . . . . . . . . . 23
Recommended GT40/42 Mnemonics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37


### 1.1 PURPOSE AND SCOPE

This guide describes the operation of the GT40 and GT42 Graphic Display Terminals. The following information is included: start-up procedures, equipment specifications, programming techniques, interfacing, and adescription of the ROM Bootstrap.

### 1.2 GENERAL DESCRIPTION

The GT40/42 Graphic Display Terminal (Figures 1 through 5) is a high performance graphic display system that operates through a PDP-11/10 computer. The GT40/42 is designed for applications that require both a visual display, and a computation capability. The system can display either alphanumeric information, graphic data such as drawings, diagrams, and patterns, or any combination of these. It is particularly valuable for displaying dynamic, fast-changing data such as waveforms. The GT40/42 can function as a general purpose computer when not performing as a display terminal. In this nondisplay mode of operation, it can operate $a$ a stand-alone system or initiate communications with a host computer as part of a computer network.

### 1.3 SYSTEM ORGANIZATION

The GT40/42 consists of eight basic components organized to form the system described above. These components are:

- Central Processor Unit (CPU)
- Display Processor Unit (DPU) in which is included the Bootstrap Read Only Memory (ROM)
- Communications Interface Module
- Memory
- Keyboard
- Cathode Ray Tube (CRT) Monitor
- Light Pen
- Power Supply


Figure 1 GT40 Graphic Display Terminal


6959-9
Figure 2 GT42 Graphic Display Terminal


Figure 3 GT40/42 Graphic Display Terminal, Block Diagram


Figure 4 GT40, Rear View


7242-19


7242-5

Figure 5 GT42, Rear View

### 1.4 SYSTEM OPERATION

The GT40/42 is a stable system that requires only minimum adjustments because it employs a combination of digital and analog techniques $a$ opposed to analog circuits alone. The vector function operates efficiently, providing a good compromise of speed and accuracy and assuring a precise digital vector calculation. The presentation and accumulation of vectors means that every point of a vector is available in digital form.

During plotting, the end-point position is automatically retained, preventing accumulated errors or drift. Four different vector types - solid, long dash, short dash, and dot dash - are possible through standard hardware.

The GT40/42 character generator has both upper and lower case capability with a large repertoire of displayable characters. The display is the automatically refreshing type rather than the storage type so that abright, continuous image, with excellent contrast ratio, is provided during motion or while changes are being made in the elements of the picture. A hardware blink feature is applicable to any characters or graphics drawn on the screen. A separate line clock in the display permits the GT40/42 to be synchronized to the line frequency. Scope resolution is precise enough to allow overprinting.

The terminal includes logic for descender characters such as " $p$ " and " $g$," positioning them correctly with respect to the text line. In addition to the 96 ASCII printing characters, 31 special characters are included which are addressed through the shift-idshift-out control codes. These special characters include some Greek letters, architectural symbols, and math symbols. Characters can be drawn in italics simply by selecting the feature through the status instruction bit. Brightness and contrast are such that the scope can be viewed in a normally lighted room.

The instruction set consists of four control-state instructions and five data-state formats. The control instructions set the mode of data interpretation, set the parameters of the displayed image, and allow branching of the instruction flow. Data can be interpreted in any of five different formats, allowing tasks to be accomplished efficiently from both a core usage and time standpoint. The graph/plot feature of the GT40/42 automatically plots the $x$ or $y$ values according to preset distances as values for the opposite axis are recorded.

### 1.5 EQUIPMENT SPECIFICATIONS

The GT40/42 Graphic Display Terminal operating requirements and physical characteristics are listed by component in the following paragraphs. Refer to Volume 2 of the GT40 Graphic Display Terminal Maintenance Manual for the specifications pertaining to the KD11-B Processor (PDP-11/10).

## Display Processor

| Instruction Word Length | 16 bits |
| :--- | :--- |
| Raster Definition | 10 bits |
| Viewable Area | $x=1024$ raster unit $\left(1777_{8}\right)$ <br> $y=768$ raster units $\left(1377_{8}\right)$ |
| Paper Size | 12 bits |
| Hardware Blink | Programmable |
| Hardware Intensity Levels | 8 |
| Line Frequency Synchronization | Hardware programmable |
| Character Font | $6 \times 8$ dot matrix |
| Characters/Line | 73 |

Number of Lines ..... 31
Character Set 96 ASCII - upper and lower case plus 31 specials (Greek letters, math symbols, etc.) (Refer to the appendix)
Control Characters Carriage return
Line feed
Backspace
Bell Tone Programmable
Italics Hardware programmable
Line Type Solid
Long dash
Short dash
Dot dash
Character (2 char/word)
Short Vector (1 word)
Long Vector (2 words)
Point (2 words)
Relative Point (1 word)
Graphplot x/y (1 word/pt)
DPU Instructions
Jump
No operation (NOP)
Load Status Register A
Load Status Register B
DL11 Communications Interface Operating Specifications
Data Input and Output Serial data, EIA and CCITT specifications compatible withBell 103 and 202 Data Sets
Data Format 1 start bit 5, 6, 7, 8 data bits 1, 1.5, or 2 stop bits, odd,even or no parity.
Power Required 1.8A @ +5V0.150A @-15V
0.050A @ +9 to +15V
Cable iength EIA ..... All baud rates: $50 \mathrm{ft}(15.24 \mathrm{~m})$
Noise Margin EIA ..... 5 V
MM11 Core Memory (refer also to Volume 2 of the GT40 Graphic Display TerminalMaintenance Manual).

Type

Organization Capacity

Magnetic core, read/write, coincident current, random access

Planar, 3D, 3-wire

## Access Time

| DATI | 400 ns |
| :--- | :--- |
| DATIP | 400 ns |
| DATO, DATOB | 200 ns |

Cycle Time

| DATI | 900 ns |
| :--- | ---: |
| DATIP | 450 ns |
| DATO, DATOB | 900 ns |
| (PAUSE L)  <br> DATO, DATOB  <br> (PAUSE H) 450 ns <br>  ${ }^{2}$ |  |

## LK40 Keyboard

| Number of Keystations | 58 (Major board) <br> 8 (Minor board) |
| :--- | :--- |
| Encoding Format | 1968 USASCII |
| Number of Codes | Either 96 or 128 codes (internal switch controllable, |
| Output Data Format | 8 -bit ASCII <br> 1 start bit <br> 7 data bits <br> 2 stop bits |
| Baud Rate | Approximately 150 baud |
| Output Signal | $20-m A$ current loop |
| Bell | Tone generator |
| Controls | Enable/Disable transmit |

## CRT Monitor

| Viewable Area <br> GT40 <br> GT42 | $6.75 \times 9 \mathrm{in} .(17.145 \times 22.86 \mathrm{~cm})$ |
| :--- | :--- |
|  | $8.5 \times 11 \mathrm{in} .(21.590 \times 27.940 \mathrm{~cm})$ |
| Brightness | $>30 \mathrm{fL}$ (measured using a shrinking raster technique) |
| Contrast Ratio | $>10: 1$ |
| Phosphor Type | P39 doped with IR |
| Pincushion | $\pm 1 \%$ of full scale to best fit line |
| Spot Size | $<20$ mils inside the usable screen area at a brightness of 30 |
|  | $f L$ [Full Width at Half Maximum (FWHM)] |

$< \pm 1 / 2$ spot diameter


Weight
CRT Monitor
Processor Cabinet
Keyboard

GT40 Size
CRT Monitor
Processor Cabinet

Keyboard

GT42 Size

|  | Height | Width | Depth |
| :--- | :--- | :--- | :--- |
| CRT Monitor | 15 in. | 21.5 in. | 27 in. |
|  | $(38.10 \mathrm{~cm})$ | $(54.61 \mathrm{~cm})$ | $(68.58 \mathrm{~cm})$ |
| Processor Cabinet | 50 in. | 21 in. | 38 in. |
|  | $(127.00 \mathrm{~cm})$ | $(53.34 \mathrm{~cm})$ | $(96.52 \mathrm{~cm})$ |
| Keyboard | 3 in. | 16.625 in. | 6.625 in. |
|  | $(7.62 \mathrm{~cm})$ | $(42.227 \mathrm{~cm})$ | $(16.827 \mathrm{~cm})$ |

### 2.1 GT40/GT42 START-UP PROCEDURES

The procedure used to start the GT40/GT42 Graphic Display Terminal is determined by the system configuration. A GT40/GT42 that operates $\notinfty$ a terminal in a larger system is started differently than a GT40/GT42 that functions as a stand-alone device. Four procedures are presented in the following paragraphs: GT40/GT42 Terminal Systems, GT42 Paper Tape Systems, GT40 Paper Tape Systems, and GT42 Bootstraps for Other Devices.

### 2.1.1 GT40/GT42 Terminal Systems

The following procedure is used to initiate the ROM Bootstrap from the PDP-11/10 console on the GT40/42.

1. Determine that the GT40/42 power cord is connected to an appropriate electrical outlet.
2. Turn the console key switch (Figure 1) to the POWER position.
3. Turn the front panel ON-OFFIBRIGHTNESS switch fully counterclockwise and then $3 / 4$ of the way in the clockwise direction. The red power indicator light just below the switch should be on at this time.
4. Press the console ENABLE/HALT switch down to halt the computer.
5. Press the spring-loaded START switch twice; this resets the computer.
6. Place $166000_{8}$ in the Switch register (SR). This is the starting address for the Bootstrap program in the Read-Only Memory (ROM) (Figure 20).
7. Press LOAD ADDRESS to load the address into the computer.
8. Return the ENABLEIHALT switch to the up-most position.
9. Press the START switch. The RUN indicator light should be on at this time.
10. Ensure that the LK40 keyboard ENABLE/DISABLE (On-Off) switch is in the ON position (Figure 6).
11. The GT40/42 is now ready to transmit data to and receive data from the host computer via the DL11 Asynchronous Interface module.

NOTE
A detailed description of the ROM Bootstrap and the loading procedure from a host computer are contained in Paragraph 5.1.

### 2.1.2 GT42 Paper Tape Systems

The following procedure is used to initiate the ROM Bootstrap from the PDP-11/10 console on the GT42.

1. Determine that the GT42 power cord is connected to an appropriate electrical outlet.
2. Turn the console key switch (Figure 2) to the POWER position.
3. Turn the front panel ON-OFFIBRIGHTNESS switch fully counterclockwise and then $3 / 4$ of the way in the clockwise direction. The red power indicator light just below the switch should be on at this time.
4. Press the console ENABLEIHALT switch down to halt the computer.
5. Press the spring-loaded START switch twice; this resets the computer
6. Place $167400_{8}$ in the Switch register (SR). This is the starting address for the paper tape Bootstrap program in the Read Only Memory (ROM).
7. Press LOAD ADDRESS to load the address into the computer.
8. Return the ENABLEIHALT switch to the up-most position.
9. Place the Absolute Loader in the specified reader with the special bootstrap leader code over the reader sensors (under the reader station).
10. Press START. The Absolute Loader tape will pass through the reader $\boldsymbol{\infty}$ data is being loaded into core.
11. The tape stops after the last frame of data has been read into core. The Absolute Loader is now in core. If the Absolute Loader tape does not read in immediately after depressing the START switch, perform steps 26 and 27 of Paragraph 2.1.3.

### 2.1.3 GT40 Paper Tape Systems

1. Determine that the GT40 power cord is connected to an appropriate electrical outlet.
2. Turn the console key switch (Figure 1) to the POWER position.
3. Turn the front panel ON-OFFIBRIGHTNESS switch fully counterclockwise and then 314 of the way in the clockwise direction. The red power indicator light just below the switch should be on at this time.
4. Press the console ENABLEIHALT switch down to halt the computer
5. Press the spring-loaded START switch twice; this resets the computer.
6. The Bootstrap Loader will now be loaded (toggled) into the highest core memory bank. The locations and corresponding instructions of the Bootstrap Loader are listed in Table 1.


Figure 6 LK40 Keyboard (cover removed)

The Bootstrap Loader program instructs the computer to accept and store in core memory data that is punched on paper tape in bootstrap format. The Bootstrap Loader is used to load very short paper tape programs of $162_{8} 16$-bit words or less (primarily the Absolute Loader and Memory Dump programs). Programs longer than this must be assembled into absolute binary format using the PAL-11A Assembler and loaded into memory using the Absolute Loader (step 19).

Table 1
Bootstrap Loader Instructions

| Location | Instruction |
| :--- | :--- |
| $x \times 7744$ | 016701 |
| $x \times 7746$ | 000026 |
| $x \times 7750$ | 012702 |
| $x \times 7752$ | 000352 |
| $x \times 7754$ | 005211 |
| $x \times 7756$ | 105711 |
| $x \times 7760$ | 100376 |
| $x \times 7762$ | 116162 |
| $x \times 7764$ | 000002 |
| $x x 7766$ | $x x 7400$ |
| $x \times 7770$ | 005267 |
| $x \times 7772$ | 177756 |
| $x \times 7774$ | 000765 |
| $x \times 7776$ | $Y Y Y Y Y Y$ |

In Table 1, xx represents the highest available memory bank. For example, the first location of the loader would be $037744_{8}$ if the system contained an 8K memory. Table 2 lists the locations for the first Bootstrap Loader instruction as determined by the memory size. All other locations, for a given memory, are prefixed with the same two digits.

Table 2
First Bootstrap Loader
Instruction Locations

| Location | Memory Bank | Memory Size |
| :---: | :---: | :---: |
| 017744 | 0 | 4 K |
| 037744 | 1 | 8 K |
| 057744 | 2 | 12 K |
| 077744 | 3 | 16 K |
| 117744 | 4 | 20 K |
| 137744 | 5 | 24 K |
| 157744 | 6 | 28 K |

The contents of location $x \times 7776$ (YYYYYY in the instruction column of Table 1) should contain the device status register address of the paper tape reader to be used when loading the bootstrap formatted tapes. Either paper tape reader may be used; their respective addresses are:

```
Teletype Paper Tape Reader - }17756
High Speed Paper Tape Reader - 177550
```

7. Set $x \times 7744$ in the Switch register (SR) and press the LOAD ADDRess switch ( $x \times 7744$ will be displayed in the address register).
8. Set the first instruction, 016701, in the SR and lift the DEPosit switch ( 016701 will be displayed in the data register).

## NOTE

When DEPositing data into consecutive words, the DEPosit automatically increments the address register to the next word.
9. Set the next instruction, 000026, in the SR and lift DEPosit (000026 will be displayed in the data register).
10. Set the next instruction in the SR and press the DEPosit switch. Continue depositing subsequent instructions until 000765 is stored in location $x \times 7774$.
11. Deposit the desired device status register address in location $x \times 7776$, the last location of the Bootstrap Loader.
12. Good programming procedure requires the verification of data that has been stored.
13. Set $x \times 7744$ in the SR and press the LOAD ADDRess switch.
14. Press the EXAMine switch. The octal instruction in location $x \times 7744$ will be displayed so that it can be compared with the correct instruction: 016701. If the instruction is correct, proceed to step 15 , otherwise go to step 17.
15. Press the EXAMine switch. When the switch is held depressed, the ADDRESSIDATA indicators display the memory address. On releasing the switch, the instruction at that address is displayed. Compare the indicator display with the required instruction (Table 1). (The EXAMine switch automatically increments the address register.)
16. Repeat step 15 until all instructions have been verified or go to step 17 whenever the correct instruction is not displayed.

## NOTE

Whenever an incorrect instruction is displayed, it can be corrected by performing steps 17 and 18.
17. When an incorrect instruction is displayed in the ADDRESSIDATA indicators, set the correct instruction in the SR and lift the DEPosit switch.
18. Press and release the EXAMine switch to verify that the correct instruction has been deposited. Continue the checking (step 15) until all the instructions have been verified.
19. The Absolute Loader program will be loaded into core memory at this time. The Absolute Loader is a system program which, after being loaded into memory, allows the operator to load, into any core memory bank, data punched on paper tape in absolute binary format. It is used primarily to load the paper tape system software (excluding certain subprograms) and the user's object programs assembled with PAL-11A. The major features of the Absolute Loader include:

Testing of the checksum on the input tape to ensure complete, accurate loads.

- Starting the loaded program upon completion of loading without additional user action, as specified by the .END in the program just loaded.
- Specifying the load address of position independent programs at load time rather than at assembly time, by using the desired loader switch register option.

With the Bootstrap Loader in core memory, the Absolute Loader is loaded into memory starting anywhere between locations $x \times 7500$ and $x \times 7742$, i.e., $162_{10}$ words. The paper tape input device used is specified in location $x \times 7776$ (step 11). The Absolute Loader tape begins with about two feet of special bootstrap leader code (ASCII code 351), not blank leader tape.
20. Set the ENABLE/HALT switch to HALT.
21. Place the Absolute Loader in the specified reader with the special bootstrap leader code over the reader sensors (under the reader station).
22. Set the SR to $x \times 7744$ (the starting address of the Bootstrap Loader) and press LOAD ADDRess.

## 23. Set the ENABLEIHALT switch to ENABLE.

24. Press START. The Absolute Loader tape will pass through the reader as data is being loaded into core.
25. The tape stops after the last frame of data has been read into core. The Absolute Loader is now in core.
26. If the Absolute Loader tape does not read in immediately after depressing the START switch (step 24), it is due to one of the following causes:

- Bootstrap Loader not correctly loaded.
- The wrong input device was used.
- Code $351_{8}$ was not directly over the reader sensors.
- The Absolute Loader tape was not properly positioned in the reader.

27. Any paper tape punched in absolute binary format is referred to as an absolute tape, and is loaded into memory using the Absolute Loader. When using the Absolute Loader, there are two methods of loading available: normal and relocated.

A normal load occurs when the data is loaded and placed in core according to the load addresses on the object tape. It is specified by setting bit 0 of the Switch register to zero immediately before starting the load.

There are two types of relocated loads.
a. Loading to continue from where the loader left off after the previous load. This is used, for example, when the object program being loaded is contained on more than one tape. It is specified by setting the Switch register to 000001 immediately before starting the load.
b. Loading into a specific area of core. This is normally used when loading position independent programs. A position independent program is one that can be loaded and run anywhere in available core. The program is written using the position independent instruction format. This type of load is specified by setting the Switch register to the load address and adding 1 to it, i.e., setting bit 0 to 1 .

Optional Switch register settings for the three types of loads are listed in Table 3.

Table 3
Switch Register Configuration for Loading

| Type of Load | Switch Register |  |
| :---: | :---: | :---: |
|  | Bits 1-14 | Bit 0 |
| Relocated - continue <br> loading where left off | 0 | 0 |
| Relocated - load in <br> specified area of core | nnnnn <br> (specified <br> address) | 1 |

The absolute tape is now loaded using either of the paper tape readers. The desired reader is specified in the last word of available core memory ( $x \times 7776$ ), the input device status word, as explained in step 6 . The input device status word can be changed at any time prior to loading the absolute tape.
28. Set the ENABLE/HALT switch to HALT

To use an input device different from that used when loading the Absolute Loader, change the address of the device status word (in location $\times \times 7776$ ) to reflect the desired device, i.e., 177560 for the Teletype ${ }^{\circledR}$ reader or 177550 for the high speed reader.
29. Set the SR to $\times \times 7500$ and press LOAD ADDR.
30. Set the SR to reflect the desired type of load.
31. Place the absolute tape in the proper reader with blank leader tape directly over the reader sensors.

## 32. Set ENABLE/HALT to ENABLE.

33. Press START. The absolute tape will begin passing through the reader station $\approx$ data is being loaded into core.
34. The Absolute Loader was not correctly stored in memory if the absolute tape does not begin passing through the reader station. If this occurs, reload the loader (steps 20-25) and then the absolute tape (starting at step 28).

If the absolute tape halts in the middle of the tape, a checksum error occurred in the last block of data read. Normally, the absolute tape will stop passing through the reader station when it encounters the transfer address $a s$ generated by the .END statement, denoting the end of a program. If the system halts after loading, check that the low byte of the data register is zero. If so, the tape is correctly loaded. If not zero, a checksum error has occurred in the block of data just loaded, indicating that some data was not correctly loaded. Thus, the tape should be reloaded starting at step 1.

When loading a continuous relocated load, subsequent blocks of data are loaded by placing the next tape in the appropriate reader and pressing the CONTinue switch.
35. The Absolute Loader may be restarted at any time by starting at step 1.

### 2.1.4 GT42 Bootstraps For Other Devices

The GT42 contains bootstrap programs for the following devices:

| Device | Starting Address (Octal) |
| :--- | :---: |
| TA11 Cassette | 167500 |
| RF11 Fixed Head Disk | 167600 |
| RC11 Fixed Head Disk | 167720 |
| RK11 Disk Cartridge | 167610 |
| RP11 Disk Pack | 167654 |
| TC11 DECtape | 167620 |
| TM11 Magnetic Tape | 167636 |

The following procedure is used to initiate one of the above devices from the PDP-11/10 console of the GT42.

1. Determine that the GT42 power cord is connected to an appropriate electrical outlet.
2. Turn the console key switch to the POWER position.
3. Press the console ENABLE/HALT switch down to halt the computer.

[^0]4. Press the spring-loaded START switch twice; this resets the computer
5. Place the address of the device to be started into the Switch register. The device starting addresses are listed above.
6. Press the LOAD ADDRESS switch to load the address into the computer.
7. Return the ENABLE/HALT switch to the up-most position.
8. Press the START switch.

### 2.1.5 GT42 Graphics Test

The GT42 contains a short program which tests the fundamental graphic capabilities of the display processor. The program, which starts at octal address 167204, displays several lines and points on the CRT.

### 2.2 GT40/42 FAILURE PROCEDURES

The following procedures should be followed in the event the GT40/42 fails to operate properly. If, after performing these checks, equipment operation is still unsatisfactory, the user should notify the DEC Field Service Office of the problem.

If the GT40/42 is completely inoperative:

1. Check the circuit breaker on the rear panel of the GT40 (Figure 4) or in the cabinet of the GT42. Press the button to reset the circuit breaker.
2. Check the power cord to the wall receptacle. It should be properly seated.
3. Determine that the required power ( 115 or 230 Vac ) is present at the wall receptacle.

If the display scope fails to turn on:

1. Check the keyboard cable connector on the GT40/42 rear panel for proper seating.
2. Check the power plugs on the rear panel and the power control box for proper seating.
3. Determine that the front panel ON-OFFIBRIGHTNESS switch is in the ON position (clockwise).
4. Check the following fuses on the rear panel and the power control box:

- $\quad 5 \mathrm{~A}$ SB ( 115 V system)
(or 3A SB for 230 V systems)
- $\quad 10 \mathrm{~A}(115 \mathrm{~V}$ systems)
(or 5A for 230 V systems)
If the keyboard is incapable of transmitting data:

1. Check the ON/OFF switch on the rear of the keyboard (Figure 6). Place it in the ON position.
2. Check the cable connectors on the GT40/42 rear panel (particularly the keyboard cable) for proper seating.

### 3.1 GT40/42 INTERFACES

Transferral of information between GT40/42 components and devices external to the basic system requires a means for connecting or interfacing an extended system. The interface can be considered to be the physical boundary between the GT40/42 and attached units; it provides the communication link between the display terminal and associated devices such $\notinfty$ a host computer or additional memory units.

### 3.2 PARALLEL PORT

The GT40/42 possesses two interfaces. One, called the parallel port, uses conventional Unibus signals and connections to transfer data in parallel format. The other interface is employed in the transfer of asynchronous data, in a serial format, over a longer communications line. The two interfaces and their relation to the GT40/42 are shown in Figure 7.

The parallel port is used typically to interface local high speed peripheral devices such $\infty$ additional core memory, disk storage units, etc. The parallel port is basically an extension of the PDP-11 family Unibus.


Figure 7 Unibus Interface Block Diagram

### 3.2.1 Unibus Structure

The Unibus is a single common path that connects the processor, memory, and all peripherals. Addresses, data, and control information are transmitted along the 56 lines of the bus. All 56 signals and their functions are listed in Table 4.

Every device on the Unibus employs the same form of communication; thus, the processor uses the same set of signals to communicate with memory and with peripheral devices. Peripheral devices also communicate with the processor, memory, or other peripheral devices via the same set of signals.

All instructions applied to data in memory can be applied equally well to data in peripheral device registers, enabling peripheral device registers to be manipulated by the processor with the same flexibility as memory. This feature is especially powerful, considering the capability of PDP-11 instructions to process data in any memory location $\notin$ though it were an accumulator.

Table 4
Unibus Signals

| Name | Mnemonic | Source | Destination | Timing | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Data Transfer Signals (For transfer of data to or from master) |  |  |  |  |  |
| Address | A(17:00) | Master | All | MSYN | Selects slave device |
| Data | D(15:00) | Master Slave | Slave Master | MSYN (DATO, <br> DATOB) <br> SSYN (DATI, <br> DATIP) |  |
| Control | C(1:0) | Master | Slave | MSYN | Selects transfer operation |
| Master Sync | MSYN | Master | Slave | Beginning of transfer | Initiates operation and gates $A, C$, and $D$ signals |
| Slave Sync | SSYN | Slave | Master | Data accepted (DATO, DATOB) Data Available (DATI, DATIP) | Response to MSYN |
| Parity Bit Low | PA | Master | Slave | Same as Data | Transmits parity bit, low byte |
| Parity Bit High | PB | Master | Slave | Same $\boldsymbol{a}$ Data | Transmits parity bit, high byte |
| Priority Transfer Signals <br> (For transfer of bus control to a priority-selected master) |  |  |  |  |  |
| Non-Processor Request | NPR | Any | Processor | Asynchronous | Highest priority bus reques |
| Bus Request | BR(7:4) | Any | Processor | Asynchronous | Requests bus mastership |
| Non-Processor Grant | NPG | Processor | Next master | In parallel with data transfer | Transfers bus control |
| Bus Grant | BG(7:4) | Processor | Next master | After instruction | Transfers bus control |
| Selection Acknowledge | SACK | Next <br> Master | Processor | Response to NPG or BG | Acknowledges grant \& inhibits further grants |
| Bus Busy | BBSY | Master | All | except during transfer of control | Asserts bus mastership |

Table 4 (Cont) Unibus Signals

| Name | Mnemonic | Source | Destination | Timing | Function |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Interrupt | INTR | Master | Processor | After asserting BBSY <br> (not after NPR), <br> device may perform <br> several transfers <br> before asserting <br> INTR. | Transfers bus control to <br> handling routine in <br> processor |
| Miscellaneous Signals | Processor | All | Asynchronous | Clear and reset signal |  | | Initialize |
| :--- |
| AC Low |

NOTE
Signals on the Unibus are asserted when low (except for the unidirectional bus grant lines).
3.2.1.1 Bidirectional Lines - Most Unibus lines are bidirectional, allowing input lines to also be driven as output lines. This is significant in that a peripheral device register can be either read or used for transfer operations. Thus, the same register can be used for both input and output functions.
3.2.1.2 Master/Slave Relationship - Communication between two devices on the bus is based on a master/slave relationship. During any bus operation, one device, referred to $\propto$ the bus master, has control of the bus when communicating with another device, the slave. A typical example of this relationship is the processor (master) transferring data to memory (slave). Master/slave relationships are dynamic. The processor, for example, passes bus control to a disk; the disk, $\notinfty$ master, then communicates with a slave memory.

The Unibus is used by the processor and all I/O devices; thus, a priority structure determines which device gains control of the bus. Consequently, every device on the Unibus capable of becoming bus master has an assigned priority. When two devices capable of becoming bus master have identical priority values and simultaneously request use of the bus, the device that is electrically closest to the bus receives control.
3.2.1.3 Interlocked Communication - Communication on the Unibus is interlocked between devices. Each control signal issued by the master device must be acknowledged by a response from the slave to complete the transfer. Consequently, communication is independent of the physical bus length and the response time of the master and slave devices. The maximum transfer rate on the Unibus, with optimum device design, is one 16 -bit word every 400 ns or 2.5 million 16 -bit words per second.

### 3.2.2 Peripheral Device Organization and Control

Peripheral device registers are assigned addresses similar to memory; thus, all PDP-11 instructions that address memory locations can become I/O instructions, enabling data registers in peripheral devices to take advantage of all the arithmetic power of the processor.

The PDP-11 controls devices differently than most computer systems. Control functions are assigned to a register address, and then the individual bits within that register can cause control operations to occur. For example, the command to make the paper tape reader read a frame of tape is provided by setting a bit (the reader enable bit) in the control register of the device. Instructions such $\notinfty$ MOV and BIS may be used for this purpose. Status conditions are also handled by the assignment of bits within this register, and the status is checked with TST, BIT, and CMP instructions.

### 3.2.3 Unibus Control Arbitration

The Unibus is capable of performing two basic and parallel tasks in order to allow transfers by multiple peripherals at maximum speed. The first is the actual transfer of data between the current bus master and its addressed slave. The second is the selection of the next bus master, the peripheral which will be allowed to assert control as soon as the bus becomes free. It is important to note that the granting of future mastership is in no way influenced by either the current master or its method of obtaining the bus. It is this fact which allows these functions to be performed in parallel and allows transfers on the bus at a maximum rate.
3.2.3.1 Priority Transfer Requests - To gain mastership of the Unibus, a peripheral must first make a request to the processor for the bus and then wait for its selection. The processor contains the logic necessary to arbitrate these requests because normally there are several requests pending at any given time.

There are two classes of requests: bus requests and non-processor requests. A bus request (BR) is simply a request by a peripheral to obtain control of the Unibus with the understanding by the processor that the peripheral may end its use of the bus with a processor interrupt. An interrupt is a command to the processor to begin executing a new routine pointed to by a location selected by a device. A non-processor request (NPR) is similarly a request for the bus, but with the exception that it may not interrupt the processor. Since the granting of an NPR cannot affect the execution of the processor, it can occur during or between instructions. BRs, however, by possibly causing execution to be diverted to a totally new routine, can only be granted between instructions. In this way, NPRs are assigned priority over any BR.

Between bus requests, there are four levels of priority created by four separate request lines. They are assigned priority levels 4 through 7; BR4 is the lowest and BR7 is the highest. These levels are associated with the program controlled priority level of the processor, controlled by bits 7, 6, and 5 of the processor status register. Only BRs on a priority level higher than the level of the processor are eligible for receiving a bus grant. Thus, during high priority program tasks, all or selected Unibus requests (hence interrupts) can be inhibited by raising the level of the processor priority.

Another form of priority arbitration occurs through the system configuration. When the processor grants a request, the grant travels along the bus until it reaches the first requesting device which terminates the grant. Therefore, along the same grant line, the device electrically nearest the processor has the highest priority. Also note that in the KD11-B, the internal line clock is logically the last device on BR6, and the keyboard or Teletype interface is logically the last device on BR4.

The GT40/42 relationship to this priority scheme is indicated in Table 5.
After a requesting device receives a bus grant it asserts its selection as next bus master until the bus is free, thus inhibiting other requests from being granted. When the bus becomes free, the selected device asserts control of the bus and relinquishes its selection as next bus master so that the priority arbitration among pending requests may continue.

Table 5
GT40/42 Priority

| GT40/42 Component | Priority Level | Relative Physical <br> Position from the CPU |
| :---: | :---: | :---: |
| DL11 Asynchronous <br> Interface | BR5 | 2 |
| Display Processor | BR4 | 1 |
| Unibus Output Slot <br> (Parallel Port) | - | $\mathbf{3}$ |

NOTE: The MM11 memory is not shown as an active device because it always functions as a slave, never asserting a bus request itself.
3.2.3.2 Processor interrupts - After gaining control of the bus through a BR, a device can perform one or more transfers on the bus and/or request a processor interrupt. This is typically requested after a device has completed a given task, e.g., typing a character or completing a block data transfer through NPRs. If a peripheral wishes to interrupt the processor, it must assert the interrupt after gaining control of the bus but before relinquishing its selection $\infty$ next bus master. Thus the processor knows that it may not fetch the next instruction, but must wait for the interrupt to be completed. Along with asserting the interrupt, the device asserts the unique memory address, known as the interrupt vector address, containing the starting address of the device service routine. Address vector +2 contains the new processor status word (PSW) to be used by the processor when beginning the service routine. After recognizing the interrupt, the processor reads the vector address and saves it in an internal register. It then pushes the current PSW and program counter onto the stack and loads the new program counter (PC) and PSW from the vector address specified. The service routine is then executed.

NOTE
These operations are performed automatically and no device polling is required to determine which routine to execute.

The device service routine can cause the processor to resume the interrupted process by executing the return from interrupt (RTI) instruction which pops the top two words from the processor stack and transfers them back to the PC and PS registers.
3.2.3.3 Data Transfers - After asserting control of the Unibus, the device does not release control until it has completed either one or more data transfers or an interrupt. Typically, only one transfer is completed each time the device gains control of the bus because few single devices can give or receive information at the maximum Unibus rate. Holding the bus for multiple transfers inhibits other devices from using the bus.

A transfer is initiated by the master device asserting a slave address and control signals on the bus and a master or address validity signal. The appropriate slave recognizes the valid address, reads or writes the data, and responds with a transfer complete signal. The master recognizes the transfer complete, sends or accepts data, and drops the address validating signal. It can then assert a new address and repeat the process or release control of the bus completely.

The importance of this type of structure is that it enables direct device-to-device transfers without any interaction from the central processor. An NPR device, such as the high speed CRT display, can gain fast access to the bus and transfer data at high rates while refreshing itself from memory without slowing down the processor

For a more detailed description of the Unibus and its function, refer to the GT40 Graphic Display Terminal Maintenance Manual, Volume 2 or to the PDP-1I Peripherals Handbook.

### 3.3 SERIAL PORT

The serial port is the primary means of interfacing the GT40/42 with a host or remote computer. Access to this port is through the DL11 Asynchronous Interface module and the $25-\mathrm{ft}$ BC05-C-25 cable which terminates in a $25-\mathrm{pin}$, RS232-defined connector at a data set modem (Figure 3 and Table 6).

Table 6
BC05-C-25 Cable Output Connections

| CINCH Connector Pin No. (to modem) | Signal |
| :---: | :---: |
| $1 \rightarrow$ | Ground |
| 2 | Transmitted Data |
| 3 | Received Data |
| 4 | Request to Send |
| 5 | Clear to Send |
| 6 | Data Set Ready |
| 7 | Ground |
| 8 | Carrier |
| 9 | + Power |
| 10 | - Power |
| 11 | 202 Secondary Transmit |
| 12 | 202 Secondary Receive |
| 13 | Secondary Clear to Send |
| 14 | EIA Secondary Transmit |
| 15 | Serial Clock Transmit |
| 16 | EIA Secondary Receive |
| 17 | Serial Clock Receive |
| 18 | Unassigned |
| 19 | Secondary Request to Send |
| 20 | Data Terminal Ready |
| 21 | Signal Quality |
| 22 | Ring |
| 23 | Signal Rate |
| 24 | External Clock |
| 25 | Force Busy |

### 3.4 DL11 PROGRAMMING

All software control of the DL11 Asynchronous Line Interface is performed by means of four device registers. These registers have been assigned bus addresses and can be read or loaded (with the exceptions noted) using any PDP-11 instruction referring to their addresses. Address assignments can be changed by altering jumpers on the address selection logic to correspond to any address within the range of 174000 to 177777 . However, register addresses for the DL11 in the GT40/42 fall within the range of 175610 to 175616.

The four device registers and associated DL11 addresses are listed in Table 7.

Table 7
Standard DL11 Register Assignments for the GT40/42

| Register | Mnemonic | Address |
| :--- | :---: | :---: |
| Receiver Status Register | RCSR | 175610 |
| Receiver Buffer Register | RBUF | 175612 |
| Transmitter Status Register | XCSR | 175614 |
| Transmitter Buffer Register | XBUF | 175616 |

Figures 8 through 11 show the bit assignments for the four device registers. The unused and load-only bits are always read as Os. Loading unused or read-only bits has no effect on the bit position. The mnemonic INIT refers to the initialization signal issued by the processor. Initialization is caused by one of the following: issuing a programmed RESET instruction; depressing the START switch on the processor console; or the occurrence of a power-up or power-down condition of the processor power supply.

In the following descriptions, transmitter refers to those registers and bits involved in accepting a parallel character from the Unibus for serial transmission to the external device; receiver refers to those registers and bits involved with receiving serial information from the external device for parallel transfer to the Unibus.

| 15 | 14 | 13 | 12 | 11 | 10 |  | 7 | 6 | 5 |  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CL | CARR | RCVR | SEC |  |  | RryR |  |  |  | REQ | DATA | RDR |
| $\left\lvert\, \begin{aligned} & \text { DSET } \\ & \text { INT } \end{aligned}\right.$ | RING | SEEND | DET | ACT | REC |  | DONE | $\begin{aligned} & \text { INT } \\ & \text { ENB } \end{aligned}$ | PNB | - | XMIT | $\begin{aligned} & \text { TO } \\ & \text { SEND } \end{aligned}$ | TERM RDY | ENB |

RCSR $=175610$ * Not used for data operations.

Figure 8 Receiver Status Register (RCSR) - Bit Assignments

### 3.4.1 Receiver Status Register

| Bit | Name |
| :---: | :--- |
|  | Meaning and Operation |
| 15 | DATASET INT |
| (Dataset Interrupt) |  |$\quad$| This bit initiates an interrupt sequence provided the |
| :--- |
|  |

This bit is set whenever CAR DET, RCVR ACT, or SEC REC changes state, i.e., on a 0 to 1 or 1 to 0 transition of any one of these bits. It is also set when RING changes from 0 to 1 .

RING


Read-only bit
CLR TO SEND The state of this bit is dependent on the state of the (Clear to Send)

CAR DET
(Carrier Detect)

RCVR ACT (Receiver Active)

SEC REC
(Secondary Receive or Supervisory Received Data)

Unused

ROVR DONE
(Receiver Done)
When set, indicates that a RINGING signal is being received from the dataset. Note that the RINGING signal is not a level but an EIA control signal with the cycle time as shown below:
$\sqrt{2 \sec \square} 4 \sec \quad 4 \sec \quad 2 \sec$ CLEAR TO SEND signal from the dataset. When set, this bit indicates an ON condition; when clear, it indicates an OFF condition.

Read-only bit.

This bit is set when the data carrier is received. When clear, it indicates either the end of the current transmission activity or an error condition.

Read-only bit.
When set, this bit indicates that the DL11 interface receiver is active. The bit is set at the center of the START bit which is the beginning of the input serial data from the device and is cleared by the leading edge of RCVR DONE.

Read-only bit; cleared by INIT or by RCVR DONE (bit 07).

This bit provides a receive capability for the reverse channel of a remote station. A space $(+6 \mathrm{~V})$ is read as a 1 . (A transmit capability is provided by bit 03.)

Read-only bit; cleared by INIT.
Not applicable.
This bit is set when an entire character has been received and is ready for transfer to the Unibus. When set, initiates

Cleared by INIT or by reading the RCSR. Because reading the register clears the bit, it is, in effect, a "read-once" bit. an interrupt sequence provided RCVR INT ENB (bit 06) is also set.

Cleared whenever the receiver buffer (RBUF) is addressed or whenever RDR ENB (bit 00) is set. Also cleared by INIT.

Read-only bit.

06 RCVR INT ENB
(Receiver Interrupt Enable)

05 DATASET INT ENB (Dataset Interrupt Enable)

DTR (Data Terminal Ready)

When set, allows an interrupt sequence to start when RCVR DONE (bit 07) sets.

Readlwrite bit; cleared by INIT.
When set, allows an interrupt sequence to start when DATASET INT (bit 15) sets.

Readlwrite bit; cleared by INIT.

Not applicable.
This bit provides a transmit capability for a reverse channel of a remote station. When set, transmits a space $(+6 \mathrm{~V})$. ( A receive capability is provided by bit 10.)

Readlwrite bit; cleared by INIT.

A control lead to the dataset which is required to transmission. A jumper ties this bit to REQ TO SEND or FORCE BUSY in the dataset.

Readlwrite bit; cleared by INIT
A control lead for the dataset communication channel. When set, permits connection to the channel. When clear, disconnects the interface from the channel.

Readlwrite bit; must be cleared by the program, is not cleared by INIT.

NOTE
T'ie state of this bit is not defined after power-up.

00 RDR ENB When set, this bit advances the paper-tape reader in ASR
(Reader Enable) Teletype units and clears the RCVR DONE bit (bit 07).
This bit is cleared at the middle of a START bit which is the beginning of the serial input from an external device. Also cleared by INIT.

Write-only bit.
Not used in dataset configurations.

| 15 | 14 | 13 | 12 |  |  | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ERR | OVER <br> RUN | FRAM ERR | $\begin{aligned} & \text { PAR } \\ & \text { ERR } \end{aligned}$ |  | RECEIVED DATA |  |

Figure 9 Receiver Buffer Register (RBUF) - Bit Assignments

## Meaning and Operation

Used to indicate that an error condition is present. This bit is the logical OR of OR ERR, FR ERR, and P ERR (bits 14,13 , and 12 , respectively). Whenever one of these bits is set, it causes ERROR to set. This bit is not connected to the interrupt logic.
Read-only bit; cleared by removing the error-producing condition.

## NOTE

Error indications remain present until the next character is received, at which time the error bits are updated. INIT does not necessarily clear the error bits.

14 OR ERR
(Overrun Error)

13

12 | P ERR |
| :--- |
|  |
| (Parity Error) |

11-08 Unused

07-00 RECEIVED
When set, indicates that reading of the previously received character was not completed (RCVR DONE not cleared) prior to receiving a new character.
Read-only bit; cleared in the same manner as ERROR (bit 15).
When set, indicates that the character that was read had no valid STOP bit.
Read-only bit; cleared in the same manner as ERROR (bit 15).
When set, indicates that the parity received does not agree with the expected parity. This bit is always 0 if no parity is selected.
Read-only bit; cleared in the same manner as ERROR (bit 15).
Not applicable
Holds the character just read. If less than eight bits are selected, then the buffer is right-justified into the least significant bit positions. In this case, the higher unused bit or bits read as 0 s.
Read-only bits; not cleared by INIT


Figure 10 Transmitter Status Register (XCSR) - Bit Assignments

### 3.4.3 Transmitter Status Register

| Bit | Name | Meaning and Operation |
| :---: | :---: | :---: |
| 15-08 | Unused | Not applicable. |
| 07 | XMIT RDY <br> (Transmitter Ready) | This bit is set when the transmitter buffer (XBUF) can accept another character. When set, it initiates an interrupt sequence provided XMIT INT ENB (bit 06) is also set. |
|  |  | Read-only bit. Set by INIT. Cleared by loading the transmitter buffer. |
| 06 | XMIT INT ENB <br> (Transmitter Interrupt Enable) | When set, allows an interrupt sequence to start when XMIT RDY (bit 07) sets. |
| 05-03 | Unused | Not applicable. |
| 02 | MAINT <br> (Maintenance) | Used for maintenance function. When set, disables the serial line input to the receiver and connects the transmitter output to the receiver input which disconnects the external device input. It also forces the receiver to run at transmitter speed. |
|  |  | Read/write bit; cleared by INIT. |
| 01 | Unused | Not applicable. |
| 00 | BREAK | When set, transmits a continuous space to the external device. |
|  |  | Read/write bit; cleared by INIT. |
|  |  |  |

Figure 11 Transmitter Buffer Register (XBUF) - Bit Assignments

### 3.4.4 Transmitter Buffer Register

## Bit Name

## Meaning and Operation

Unused
$\begin{aligned} & \text { 07-00 TRANSMITTER } \\ & \text { DATA BUFFER }\end{aligned}$
15-08

Not applicable.

Holds the character to be transferred to the external device. If less than eight bits are used, the character must be loaded so that it is right-justified into the least significant bits.

Write-only bits.

### 3.4.5 Interrupts

The DL11 interface uses BR interrupts to gain control of the bus to perform a vectored interrupt, thereby causing a branch to a handling routine. The DL 11 has two interrupt channels: one for the receiver section and one for the transmitter section. These two channels operate independently; however, if simultaneous interrupt requests occur, the receiver has priority. The receiver section is capable of handling multiple source interrupts.

A transmitter interrupt can occur only if the interrupt enable bit (XMIT INT ENB) in the transmitter status register is set. With XMIT INT ENB set, setting the transmitter ready (XMIT RDY) bit initiates an interrupt request. When XMIT RDY is set, it indicates that the transmitter buffer is empty and ready to accept another character from the bus for transfer to the external device.

A receiver data interrupt can occur only if the interrupt enable (RCVR INT ENB) bit in the receiver status register is set. With RCVR INT ENB set, setting the receiver done (RCVR DONE) bit initiates an interrupt request. When RCVR DONE is set, it indicates that an entire character has been received and is ready for transfer to the bus. The additional interrupt request sources for the DL11 option are discussed in the following paragraphs.

The receiver portion of the DL11 in the GT40/42 dataset configuration can service multiple source interrupts. One of the receiver interrupt circuits is activated by RCVR INT ENB and RCVR DONE. The additional interrupt circuit can cause an interrupt only if the dataset interrupt enable bit (bit 05, DATASET INT ENB) in the receiver status register is set. With DATASET INT ENB set, setting the DATASET INT bit initiates an interrupt request. The DATASET INT bit can be set by one of four other bits: CAR DET, CLR TO SEND, SEC REC, or RING.

When servicing an interrupt for one condition, if a second interrupt condition develops, a unique second interrupt, as well as all subsequent interrupts, may not occur. To prevent this, either all possible interrupt conditions should be checked after servicing one condition or both interrupt enable bits (bits 05 and 06 ) should be cleared upon entry to the service routine for vector XXO and then set again at the end of service.

The interrupt priority level is 5 with the receiver having a slightly higher priority than the transmitter in all cases. Note that the priority level can be changed with a priority plug.

Any DEC programs or other software referring to the standard BR level or vector addresses must also be changed if the priority plug or vector address is changed.

### 3.4.6 Timing Considerations

When programming the DL11 Asynchronous Line Interface, it is important to consider timing of certain functions in order to use the system in the most efficient manner. Timing considerations for the receiver transmitter, and break generation logic are discussed in the following paragraphs.
3.4.6.1 Receiver - The RCVR DONE flag (bit 07 in the RCSR) sets when the Universal Asynchronous Receiver/Transmitter (UART) has assembled a full character. This occurs at the middle of the first STOP bit. Because the UART is double buffered, data remains valid until the next character is received and assembled. This permits one full character time for servicing the RCVR DONE flag.
3.4.6.2 Transmitter - The transmitter section of the UART is also double buffered. The XMIT RDY flag (bit 07 in the XCSR) is set after initialization. When the buffer (XBUF) is loaded with the first character from the bus, the flag clears but then sets again within a fraction of a bit time. A second character can then be loaded, which clears the flag again. The flag then remains cleared for nearly one full character time.
3.4.6.3 Break Generation Logic - When the BREAK bit (bit 00 in the XCSR) is set, it causes transmission of a continuous space. Because the XMIT RDY flag continues to function normally, the duration of a break can be timed by the pseudo-transmission of a number of characters. However, because the transmitter section of the UART is double buffered, a null character (all $\mathrm{Os}_{\mathrm{s}}$ ) should precede transmission of the break to ensure that the previous character clears the line. In a similar manner, the final pseudo-transmitted character in the break should be null.

### 3.4.7 Program Notes

The following notes pertain to programming the DL11 interface and contain information that may be useful to the programmer. More detailed programming information is given in the Paper Tape Software Programming Handbook, DEC-11-GGPC-D and in the individual program listings.
a. Character Format - The character format for the DL11 consists of a START bit, five to eight DATA bits, 1, 1.5, or 2 STOP bits and the option of PARITY (odd or even) or no parity. This is illustrated in Figure 12. Note that when less than eight DATA bits are used, the character must be right-justified to the least significant bit. The character format pertains to both the receiver and the transmitter.
b. Maintenance Mode - The maintenance mode is selected by setting the MAINT bit (bit 02) in the XCSR. In this mode, the interface disables the normal input to the receiver and replaces it with the output of the transmitter. The programmer can then load various bits into the transmitter and read them back from the receiver to verify proper operation of the DL11 logic circuits.


Figure 12 Serial Character Format

### 3.4.8 Program Example

Figure 13 is an example of a typical program that can be used $a$ an echo program for a Type 103 dataset. When a remote terminal dials in, this program answers the call and provides a character-by-character echo. Characters are also copied onto the console device.

### 4.1 PROGRAMMING THE GT40/42

### 4.2 PROGRAMMING CONCEPT

The user should view the GT40/42 Graphic Display Terminal as two separate, programmed processors: a PDP-11/10 computer (CPU) and a special display processor (DPU). The PDP-11/10 is programmed to initiate the display, and is then free to execute its own program. All instructions available on the PDP-11/10 are executable in the GT40/42. Figure 14 shows the relationship of the GT40/42 components to the Unibus (the inset illustrates specific GT40/42 data flow via the Unibus).

The DPU communicates directly with the MM11 memory by way of non-processor requests (NPR), i.e., DMA requests. The PDP-11/10, connected in parallel, also uses the MM11 memory for executing its own PDP-11 code. The DPU executes display instructions stored in semi-contiguous memory locations called display lists. A memory layout example is shown in Figure 15. The Display Program Counter (DPC) in the DPU is addressed by the CPU, via the Unibus, and the data MOVed to the DPC becomes the starting address of the display list. All addresses placed on the Unibus are even numbers, i.e., word addresses.


Figure 13 Program Example


Figure 14 GT40/42 Data Paths


Figure 15 Memory Layout Example
4.3 IMPORTANT REGISTERS (all addresses are in octal)

Display Addresses:
Display Program Counter (DPC) $=172000$ (Read/Write)
Resume Address (RA) $=172000$ (Write)
(To resume a display, for example after a light pen hit, bit $0(L S B)=1$ should be MOVed to the RA, i.e., MOV \#1, RA.)

Display Status Register $=172002($ Read $/$ Write $)$
Contents (Read):

| Stop Flag | Bit | $(15)(M S B)$ |
| :--- | :--- | :--- |
| Mode |  | $(14: 11)$ |
| Intensity |  | $(10: 8)$ |
| Light Pen Flag | $(7)$ |  |
| Shift Out | $(6)$ |  |
| Edge Indicator | $(5)$ |  |
| Italics | $(4)$ |  |
| Blink | $(3)$ |  |
| Spare (Not Used) | $(2)$ |  |
| Line | $(1: 0)$ |  |

(If an attempt is made to write to address 172002, the effect is to ring the BELL in the GT40/42, e.g., MOV \#2, 172002.)

Contents:

| $\times$ Position | Bits | $(9: 0)$ |
| :--- | :--- | :--- |
| Graphplot Increment |  | $(15.10)$ |

Y Status Register $=172006($ Read only $)$

Contents:
Y Position Bits (9:0)
Character Register
(15:10)
(Note: When in the SHIFTED OUT character mode, and an illegal code ( $040 \rightarrow 137_{8}$ ) is fetched, the program is interrupted. The Character Register can then be read to find the dispatch to a user routine that is used to draw some special character.)

## Display Interrupt Vector Addresses:

Stop Interrupt = 3201322
Light Pen Interrupt = 3241326
Time Out and Shift Out Interrupt $=3301332$
(All display interrupts are requested at level BR4.)
DL11 Communications Interface Addresses:

Receive Status Register (RCSR) $=175610$
Receive Buffer (RBUF) = 175612
Transmitter Status Register (XCSR) $=175614$
Transmitter Buffer (XBUF) $=175616$
(Additional DL11 programming information is included in Paragraph 3.1.)

## DL11 Interrupt Vector Addresses:

Receiver Interrupt = 3001302
Transmitter Interrupt $=3041306$
(DL11 interrupts are requested on level BR5.)
Miscellaneous Addresses:

| CPU General Register | $R 0=177700$ |
| :--- | :--- |
| (only console addressable) | $R 7=177707$ |

CPU Console Switches SWR $=177570$
(console and CPU addressable)
CPU Status $\quad P S=177776$
(console and CPU addressable)
Keyboard Command and Status $($ KCSR $)=177560$
Keyboard Data Buffer $($ KDBR $)=177562$

```
Keyboard Interrupt Vector = 60162
Line Frequency Clock (KW11-L) = 177546
ROM Bootstrap Memory = 166000
(Starting Address)
```


### 4.4 PDP-11 INSTRUCTION SET

A detailed description of the PDP-11 instruction set can be found in GT40 Graphic Display Terminal, Volume 2 (DEC-11-HGTMA-A-D). This manual assumes the reader is familiar with the instruction set and general operation of the PDP-11/10.

### 4.5 GT40/42 DISPLAY PROCESSOR INSTRUCTION SET

The display processor instruction set consists of five basic instructions: Set Graphic Mode, Jump, No-op, Load Status Register A, and Load Status Register B. Figure 16 shows the breakdown, by bit position, of each instruction. Figure 17 provides similar information for the data words that accompany the instructions.

## NOTE

The user should not insert l-bits into those positions indicated as spare or unused.

### 4.6 PROGRAMMING EXAMPLES

The following programming examples are meant to provide the user with a basic introduction to GT40/42 programming technique. They have been kept brief in order that the points being illustrated not be lost $a$ would be the case if larger, operational program examples were used.

Table 8 is a list of suggested mnemonics for GT40/42 operation.

### 4.6.1 Initializing the Display Processor

To start the DPU, the CPU executes a short program that loads the Display (processor) Program Counter (DPC) with the starting address (SA) of the display file. The Stack Pointer must also be initialized to an address above $400_{8}$ to prevent a stack overflow if an interrupt occurs.

The following program performs these two operations.

| Address | Instruction/Data | Mnemonic | Comment |
| :--- | ---: | :--- | :--- |
|  |  |  |  |
| 1000 | 012706 | MOV \#500, R6 | Initialize the |
| 1002 | 500 |  | stack pointer |
| 1004 | 012737 | MOV \#SA, @ \#DPC | Load the DPC |
| 1006 | 2000 |  | with SA $=2000$ |
| 1010 | 172000 | WAIT | Wait (or other |
| 1012 | 00001 |  | PDP-11 code) |



## POINT DATA

 MODE-Mode 0011


GRAPHPLOT X(Y)Mode 0100 (0101)

O INDICATES A DATA WORD SPARE
10 BIT $X(Y)$ COORDINATE
CP-0545

## RELATIVE POINT MODE-

 Mode 0110

CP-0546

Figure 17 Data Word Formats (Sheet 2 of 2)

Table 8
Recommended GT40/42 Mnemonics

| Mnemonic $=$ Value |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| Group 1 |  |  |  |  |
|  | CHAR | = | 100000 | Character Mode |
|  | SHORTV | = | 104000 | Short Vector Mode |
|  | LONGV | = | 110000 | Long Vector Mode |
|  | POINT | = | 114000 | Point Mode |
|  | GRAPHX | = | 120000 | Graphplot X Mode |
|  | GRAPHY | = | 124000 | Graphplot Y Mode |
|  | RELATV | = | 130000 | Relative Point Mode |
|  | INTO | $=$ | 2000 | Intensity 0 (Dimmest) |
|  | INT1 | = | 2200 | Intensity 1 |
|  | INT2 | = | 2400 | Intensity 2 |
|  | INT3 | = | 2600 | Intensity 3 |
|  | INT4 | = | 3000 | Intensity 4 |
|  | INT5 | = | 3200 | Intensity 5 |
|  | INT6 | = | 3400 | Intensity 6 |
|  | INT7 | = | 3600 | Intensity 7 (Brightest) |
|  | LPOFF | = | 100 | Light Pen Off |
|  | LPON | = | 140 | Light Pen On |
|  | BLKOFF | = | 20 | Blink Off |
|  | BLKON | = | 30 | Blink On |
|  | LINEO | = | 4 | Solid Line |
|  | LINE1 | = | 5 | Long Dash |
|  | LINE2 | = | 6 | Short Dash |
|  | LINE3 | = | 7 | Dot Dash |
| Group 2 |  |  |  |  |
|  | DJMP | = | 160000 | Display Jump |
| Group 3 |  |  |  |  |
|  | DNOP | = | 164000 | Display No Operation |
| Group 4 |  |  |  |  |
|  | STATSA | $=$ | 170000 | Load Status A Instruction |
|  | DSTOP | $=$ | 173400 | Display Stop and Interrupt |
|  | SINON | $=$ | 1400 | Stop Interrupt On |
|  | SINOF | $=$ | 1000 | Stop Interrupt Off |

Table 8 (Cont)
Recommended GT40/42 Mnemonics

| Mnemonic $=$ Value |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: |
|  | LPLITE | = | 200 | Light Pen Hit On |
|  | LPDARK | = | 300 | Light Pen Hit Off |
|  | ITALO | = | 40 | Italics Off |
|  | ITAL1 | = | 60 | Italics On |
|  | SYNC | $=$ | 4 | Halt and Resume in Sync |
| Group 5 |  |  |  |  |
|  | STATSB | $=$ | 174000 | Load Status B Instruction |
|  | INCR | $=$ | 100 | Graphplot Increment |
| Group 6 (Vector/Point Mode) |  |  |  |  |
|  | INTX | $=$ | 40000 | Intensify Vector or Point |
|  | MAXX | = | 1777 | Maximum A X Component |
|  | MAXY | = | 1377 | Maximum A Y Component |
|  | MINUSX | = | 20000 | Negative A X Component |
|  | MINUSY | = | 20000 | Negative A Y Component |
| Group 7 (Short Vector Mode) |  |  |  |  |
|  | MAXSX | = | 17600 | Maximum $\triangle$ X Component |
|  | MAXSY | = | 77 | Maximum A Y Component |
|  | MISVX | = | 20000 | Negative A X Component |
|  | MISVY | = | 100 | Negative A Y Component |

### 4.6.2 Display File

The following program causes a $200_{8}$ unit box to be drawn with the lower left corner at screen location $500,500_{8}$. Initially, the DPC is loaded with the starting address. Then the display parameters, e.g., intensity, are established and the mode set to Point. The four vectors are drawn after the Point is executed and, to conclude the file, the last commands reload the DPC with the display file starting address. This results in the display file being re-executed; the CRT display is refreshed.

| Address | Instruction/Data | Mnemonic | Comment |
| :---: | :---: | :---: | :---: |
|  |  | . $=100$ |  |
| 100 | 012706 | MOV \#500, R6 | Initialize the |
| 102 | 500 |  | stack pointer |
| 104 | 012737 | MOV \#2000, @ \#DPC | Load the DPC |
| 106 | 2000 |  | with SA $=2000$ |
| 110 | 172000 |  |  |
| 112 | 000001 | WAIT , | Wait |
| 2000 | 117124 | . $=2000$ | Point mode, intensity |
|  |  | POINT+INT4+LPOFF | 4, no light pen, no |
|  |  | +BLKOFF+LINED | blink, solid lines. |
| 2002 | 500 | 500 | Unintensified point |
| 2004 | 500 | 500 | at $X=500, Y=500$ |
| 2006 | 110000 | LONGV | Long vector mode |
| 2010 | 40200 | 200+INTX | $a \mathrm{X}=200, \mathrm{a} Y=0$, |
| 2012 | 0 | 0 | intensified |
| 2014 | 40000 | 0+INTX | $\triangle \mathrm{X}=0, \mathrm{a} Y=200$, |
| 2016 | 200 | 200 | intensified |
| 2020 | 60200 | $200+1$ TXX MINUS | $\Delta X=-200, \Delta Y=0$, |
| 2022 | 0 | 0 | intensified |
| 2024 | 40000 | 0+1NTX | $a X=0, \Delta Y=-200$, |
| 2026 | 20200 | 200+MINUS | intensified |
| 2030 | 160000 | DJMP | Jump to start of |
| 2032 | 2000 | 2000 | display file. |

Note that since the parameters (intensity level, no blink, and line type) are specified in the point instruction, they need not be re-specified in the long vector instruction (2006) because they will not change unless the appropriate enable bits are set. The enable bits also allow the user to change, for example, the line type but not the intensity. In this case, only the line type enable bit is changed, not the intensity enable bit. This retention of current, not-to-be-changed, values saves both execution time and memory storage space.

### 4.6.3 Application of the Stop Interrupt

The Stop Interrupt provides close interaction between the CPU and the DPU. The following program restarts the display after the halt and interrupt sequence. This occurs at the end of each pass.

| Address | Instruction/Data | Mnemonic | Comment |
| :---: | :---: | :---: | :---: |
|  |  | $=100$ |  |
| 100 | 012706 | MOV \#500, R6 | Initialize the |
| 102 | 500 |  | stack pointer |
| 104 | 012737 | MOV \#2000, @ \#DPC | Load the DPC with |
| 106 | 2000 |  | SA $=2000$ |
| 110 | 172000 |  |  |
| 112 | 000001 | WAIT | Wait for interrupt |
| 114 | 776 | BR. - 2 | Jump back one |
|  |  | . $=320$ | instruction |
| 320 | 400 | 400 | Address of next instruction to be executed after a |
| 322 | 200 | 200 | Processor status |
|  |  | . $=400$ | (BR level 4) |
| 400 | 012737 | MOV \#1, @ \#DPC | Resume the display |


| Address | Instruction/Data | Mnemonic | Comment |
| :---: | :---: | :---: | :---: |
| 402 | 01 |  |  |
| 404 | 172000 |  |  |
| 406 | 02 | RTI | Return from interrupt |
| 2000 | 117124 | . $=2000$ | Point mode, intensity |
|  |  | POINT+1NT4+LPOFF | 4, no light pen, no |
|  |  | +BLKOFF+LINED | blink, solid lines. |
| 2002 | 500 | 500 | Unintensified point |
| 2004 | 500 | 500 | at $X=500, Y=500$ |
| 2006 | 110000 | LONGV | Long vector mode |
| 2010 | 40200 | 200+INTX | $\Delta X=200, \Delta Y=0$, |
| 2012 | 0 | 0 | intensified |
| 2014 | 40000 | O+INTX | A $X=0, A Y=200$, |
| 2016 | 200 | 200 | intensified |
| 2020 | 60200 | 200+INTX+MINUS | $\Delta X=-200, \Delta Y=0$, |
| 2022 | 0 | 0 | intensified |
| 2024 | 40000 | 0+1NTX | $\Delta X=0, \Delta Y=-200$ |
| 2026 | 20200 | 200+MINUS | intensified |
| 2030 | 173400 | DSTOP | Enable Stop interrupt, Stop |
| 2032 | 160000 | DJMP | Jump to start of |
| 2034 | 2000 | 2000 | display file after a Resume |

After initializing the DPU, the CPU WAITs for an interrupt. The DPU executes the display file, eventually performing the STOP with interrupt enabled. This causes a vectored interrupt to address $3200_{8}$.

Since the Stack Pointer was initialized to $500_{8}$, the CPU stores its processor status and program counter in location $500_{8}$ and $476_{8}$ respectively; it pushes them on the "stack." Once stored, the CPU goes to location $320_{8}$ and uses its contents as the address of the interrupt routine. The CPU takes the contents of location $322_{8}$ as its new processor status. In this example, location $400_{8}$ is the address of the interrupt handler and the CPU proceeds to that location.

The interrupt handler simply MOVes the number 1 to the DPC which is interpreted as a RESUME by the DPU. As the DPU resumes operation, it will fetch and interpret the next instruction after stopping, in this case a DJMP, back to the start of the display file. The final instruction of the interrupt handler is a Return from Interrupt (RTI), restoring the CPU to the status and location present before the interrupt, i.e., it pops two words off the stack. A computer branch back one instruction is executed, thus placing the CPU in a WAIT condition again.

### 4.7 PROGRAMMING RESTRICTIONS

As with any complex system, certain restrictions must be observed by the user if trouble-free operation is to be expected. In the case of the GT40/42, the programmer should be aware of certain programming limitations so that the hardware may be exercised more proficiently without violating hardware rules.

### 4.7.1 Stop and Sync, Microcoding

Stop and Sync appear in the Load Status A instruction. However, selection of both conditions in any given Load Status A instruction should be avoided. Priorities have been built into the GT40/42 hardware concerning the action on the microcoding of these bits. The rules are $a$ follows:

1. Sync and Stop

Sync will override Stop. The display will stop but will resume in sync with the line frequency.
2. Stop and Sync with Stop Interrupt Enabled

Setting Stop with the Stop Interrupt enabled and Sync must be avoided. Under these conditions, the DPU will stop, post an interrupt, and restart automatically in sync with the line frequency. Since the Sync resume happens rather randomly with respect to the interrupt, the effect of this microcoding is undetermined.

### 4.7.2 Display File Changes

Restarting a Running Display - Restarting the DPU while the DPU is running should be avoided. It is possible to "catch" the DPU in the middle of a bus operation causing inconsistent or undetermined operation.

It is recommended that the DPU be halted with a Stop instruction before restarting it again.

Modification of the File - Dynamic modification of the display file should be avoided when possible. Normally the file can be modified dynamically without consequence. However, it is possible to cause problems when modifying two word instructions such $\boldsymbol{\infty}$ a Display Jump. For example, if the DPU fetched the first part of a DJMP while the CPU modified the second word, the DPU will process the DJMP order code and will take the modified second word a a correct address, causing the DPU to branch to a non-intended address. It is recommended that the DPU be halted before modifying the display file and that care be exercised in selecting the sequence of commands used to modify the file.

### 4.7.3 Non-Flicker Display

The quality of the image displayed on the screen is determined by many factors. Primarily, the display is controlled by internal adjustments (contrast, focus, etc.) and the external BRIGHTNESS control on the front panel. However, programming is also instrumental in producing better image quality. The selectable brightness feature, one of the display parameters controlled by the Set Graphic Mode instruction, is one example of the role that programming plays. Another is the control of image flicker, the repetitive dimming and brightening of all vectors and characters on the screen. Flicker, in this case, is caused by a relatively long program execution time, i.e., the time from the beginning of the display frame until the program recycles and the display is repeated. If this time is longer than about $1 / 30$ of a second the screen fluorescence will decay (the image will become dimmer), and then brighten when the next frame begins, to the point where flicker is apparent. When the program time is less than $1 / 30$ second, the display is reintensified before the image dims noticeably and there is no apparent flicker. Consequently, the objective, from a programming standpoint, is not to exceed this ( $1 / 30$ second) execution period when designing a display program.

Program time, as defined above, and where vectors make up most of the display, is primarily determined by two factors: vector magnitude or length, and the number of vectors in the display frame. The longer the vectors and the greater the number of vectors the longer the display frame will be. Figure 18 shows the allowable limits, considering these two factors, for a flickerless display, defined here as display frames $\leqslant 32 \mathrm{~ms}$ (about $1 / 30$ second). Note that a third factor is also present: the vector to mode word ratio. If this is a $1: 1$ ratio, then fewer vectors are allowed because the mode word itself requires time to be decoded - time that must be subtracted from the 32 ms period. However, this time is more efficiently used when the ratio increases, i.e., when a mode word is accompanied by a number of vectors; the total number of allowable vectors is increased. This is shown in Figure 18 as the shaded area for each vector length with the top line being the practical limit. If vector lengths vary, $a$ is usually the case, the total number of each length must be taken into account; the aggregate must not cause the frame time to exceed 32 ms.


Figure 18 Non-Flicker Display as Determined by Vector Quantity and Magnitude

### 4.8 ADVANCED PROGRAMMING TECHNIQUES

### 4.8.1 Subroutines

This programming method is used when a section of display code is repeated a number of times during the execution of a display file. It precludes the need to store multiple copies of the routine in memory and therefore makes more efficient use of available storage space. Writing effective display subroutines is accomplished through use of the stop interrupt instruction (DSTOP) followed by an identifier that informs the interrupt service routine what to do or where to go. Figure 19 shows an example of how a display subroutine can be repeatedly called by the main display file. An example of an interrupt service routine is shown below. It is assumed that register R5 is used for the subroutine stack. STKST is the starting location for the subroutine stack.

Mnemonic

TST @ DPC

BEQ STOPO If it contains a valid, non-zero address go to the next instruction; if not go to STOPO

MOV DPC,-(R5) Push current DPC on stack

ADD \#2, @R5 The stack now contains the return address from the subroutine.

MOV @ DPC, DPC

RTI

STOPO:

TOP:

CMP R5, STKST

BEO TOP
MOV (R5)+, DPC
RTI
MOV\#START,DPC RTI

Move address pointed to by DPC into the DPC, i.e., go to the subroutine.

Exit
Is the subroutine stack empty?

Yes, go to top of file
No, pop off a word and go there
Exit

Restart at TOP and exit

| MAIN DISPLAY FILE |  |
| :---: | :---: |
| START: | POINT |
|  | $x=0$ |
|  | $Y=0$ |
|  | DSTOP |
|  | AD1 |
|  | $\begin{aligned} & \text { DISPLAY } \\ & \text { CODE } \end{aligned}$ |
|  |  |
|  | DSTOP |
|  | AD1 |
|  | DSTOP |
|  | 0 |

\}Call subroutine at AD1
$\left\{\begin{array}{l}\text { Call subroutine at AD1 again } \\ \text { Signals the end of the main file }\end{array}\right.$
DISPLAY SUBROUTINE

CP-0659

Figure 19 Subroutining Example

### 4.8.2 Light Pen Interaction

The DPU is stopped when a light pen "hit" occurs during the display of a vector, character, or point, provided light pen interrupts are permitted (bits 5 and 6 of the Set Graphic Mode word must both be true to enable the LP interrupt function).

Priorities permitting, the LP hit interrupts the PDP-11. The interrupt service routine that is called in $\infty$ a result of the LP interrupt has access to three data in the DPU (the data can be read by specifying the addresses indicated):

- Display Program Counter (DPC) Addr = 172000. Points to the instruction/data word following the data word on which the LP hit occurred.
- The $X$ position of the display at the time the DPU stopped, Addr $=172004$. A 10 -bit absolute number.
- The Y position of the display at the time the DPU stopped, Addr $=$ 172006. A 10-bit absolute number.

The service routine can respond to the LP interrupt by restarting the display in one of two ways:

- Resume the display - the operation in progress at the time of the interrupt is allowed to continue. Program example: MOV \#1, DPC
- Restart the display - the operation in progress at the time of the interrupt is abandoned and a new display program routine is initiated. Program example: MOV \#SA, DPC


### 4.8.3 Special Characters

The 31 special characters in the GT40/42 display character set are addressed through use of ASCII codes Shift Out $\left(016_{8}\right)$ and Shift $\ln \left(017_{8}\right)$.

When the DPU detects the character code $016_{8}$, the hardware enters the shift mode. In this mode codes 000 through $037_{8}$ are decoded $\neq$ special characters. (Appendix C contains a list of GT40/42 character codes.) Note that when the DPU is in the shift mode, the Shift Out code $\left(016_{8}\right)$ itself is a legitimate printing character. The DPU is returned to the non-special character ASCII set (non-shift mode) when Shift In is decoded. Unlike the Shift Out code, the Shift In code $\left(017_{8}\right)$ does not cause a special character to be displayed. If, when in the shift mode, the DPU detects a code $\geqslant 040_{8}$, the PDP-11 is interrupted by a Shift In/Time Out interrupt vector. This is because only the special characters (codes 000 through $037_{8}$ ) are legal when in the shift mode. The PDP-11 now has access to the 6 low order bits of the 7 -bit illegal code. These 6 bits could be used, for example, $\infty$ an index to a table of software generated characters.

### 4.8.4 Edge Violations

An edge violation occurs if either the X or Y coordinate indicated for a relative display causes the display to go outside the physical limits of the CRT face. (Vectors, relative points, characters, and Graphplots are classified $\notinfty$ relative type displays.) In the event of an edge violation, the edge flag in the status word is set and the display is clipped (terminated) at the edge of the screen; wrap-around does not take place. However, there is one exception in which wrap-around can occur. The GT40/42 hardware is capable of counting only up to $4095_{10}$, i.e., 12 bits. Therefore, if the vector position exceeds this 12 -bit limit, the count overflows to 0 and wrap-around occurs. For example, if four consecutive vectors with the same coordinates $(\Delta X=1023, \Delta Y=1)$ are read, only the first vector is displayed; it is the only one that can be displayed within the physical address space. The other three vectors cause the count to legally exceed the 12-bit field. If a fifth vector, with the coordinates of $\Delta X=10$ and $\triangle Y=0$, is decoded, the vector will appear on the left of the display; the hardware has caused the display to wrap around. This relative X and Y counting is performed in a 12-bit circular fashion. Absolute points are limited to 10-bit addressing.

### 5.1 COMMUNICATIONS BOOTSTRAP READ-ONLY MEMORY (ROM)

The communications bootstrap ROM in the GT40 and the GT42 connects the Graphic Display Terminal to a host computer by way of the DL11 Asynchronous Line Interface. Two functions are performed:

1. The program allows ASCII dialogue with the host computer in order to perform such functions as logging in, etc., which presumably leads to
2. The ability to load the Graphic Display Terminal's core memory with an absolute PDP-11 program. This function is typically called a down-line load.

The ROM Bootstrap program is stored in a bipolar ROM contained in the display processor (M7014 module). The memory is assigned addresses starting at $166000_{8}$ and is accessed via the Unibus and the display processor addressing hardware. Although physically located in the display processor, the communications ROM should be considered a separate, Unibus connected, memory device. In the GT40, the ROM contains 256 words; in the GT42, the ROM contains 512 words.

Appendix D contains a program listing of the ROM Bootstrap for the GT40 and Figure $\mathrm{D}-1$ is a flow diagram for the program. Appendix E contains a program listing of the ROM Bootstrap for the GT42 and Figure E-1 is a flow diagram for the program.

### 5.1.1 Bootstrap Loader

The communications down-line loader portion of the Bootstrap allows loading programs in all memory locations except for the absolute addresses 15700 through $15776_{8}$, which are used by the loader itself. If the user finds this restriction unacceptable, it is possible to reassemble a copy of the Bootstrap program with the tag COREND equal to the highest address in the user's memory, e.g., COREND $=57776_{8}$ for a 12 K memory. The procedure then is to load this modified Bootstrap first and then the user's program.

The loader will accept properly encoded ASCII strings and effect the loading of a PDP-11 absolute program. The encoding and decoding scheme is shown pictorially in Figure 20.

The loading procedure, from the host computer, is presented below in brief terms:

1. Initiate the Bootstrap by placing 166000 in the SR switches; press LOAD ADDRESS and START.
2. Transmit $\left(175_{8}\right)$ and then $R\left(122_{8}\right)$ to reset the Bootstrap.
3. Transmit $\}\left(175_{8}\right)$ and then $L\left(114_{8}\right)$ to start the Loader.
4. Transmit encoded characters representing the binary program to be loaded.
5. If a checksum error occurs during a load, $B\left(102_{8}\right)$ and $\}(175$,$) will be returned.$
6. If the program loads but does not self-start, $\mathrm{G}\left(107_{8}\right)$ and $\left(175_{8}\right)$ are returned.
7. There is no return if the program is properly loaded and started.

To enable synchronization of the loader at high transfer rates, the host computer should transmit filler characters after step 3 above. These fillers should be nulls in multiples of three, as indicated in Figure 21. The @ symbol ( $100_{8}$ ) is transmitted because $100_{8}$ is added to all characters less than $040_{8}$; therefore, null $(000)+100_{8}=100_{8}$. The filler requirement is satisfied by six nulls, i.e., eight @ symbols.


Figure 20 Encoding and Decoding of Serial Data


Figure 21 Filler Character Transmission to the GT40/42

It is necessary to preface the first "one" byte in the absolute program with a "zero" byte in order to save Bootstrap code. A normal absolute program, in octal, before encoding into the 6-bit tape format, is transmitted in the order shown in Figure 22. An example of a short program (in octal) and the resultant encoded characters transmitted are shown in Figure 23.


Figure 22 Absolute Program, Octal Format

### 5.1.2 Character Echoing

When not running in the LOADER mode, the Bootstrap allows the GT40/42 to communicate with the host computer in ASCII. Depressing a key on the LK40 keyboard at this time causes the ASCII character for that key to be sent to the host computer. If the host computer echoes the character, it will appear on the GT40/42 display (providing it is printable).

In reference to this type of display, several characteristics should be noted:

- The GT40 Bootstrap does not scroll. If the initial dialogue runs off the bottom of the screen, the operator must again depress START; the dialogue will then return to the top of the screen. In the GT42, the dialogue appears at the bottom of the screen and scrolls off the top when the screen is full.
- With the exception of $175_{8}$ characters with codes of from $040_{8}$ through $176_{8}$ will be displayed on the screen. Code $175_{8}$ is used to initiate restarting and loading of the GT40/42.
- In the GT40 the only control characters which affect the display are CARRIAGE RETURN, LINE FEED, and BACKSPACE. TAB, FORM FEED, etc. are not understood. In the GT42, TAB and FORM FEED characters are understood.
- The host computer should not send SHIFT OUT ( $016_{8}$ ) because this character causes the GT40/42 hardware to generate a special character set. (This restriction applies only to the Bootstrap because of space limitations in this program. Normally the software would monitor all characters before inserting them into the display file.)

Figure 23 Absolute Program Conversion and Transmission

APPENDIX A KEY BOARD LAYOUT


## SPACE

Figure A-I Keyboard Key Configuration


Figure A-2 128-Character Keyboard (Position 1)


Figure A-3 64-Character Keyboard (Position 2)


Figure B-1 Address Mapping

## APPENDIX C <br> CHARACTER CODES

| $\begin{aligned} & 7 \text { Bit } \\ & \text { (octal) } \end{aligned}$ | ASCII <br> Representation | Keyboard | GT40/42 <br> Printing | GT40/42 Printing When Preceded By Shift-Out = 016 |
| :---: | :---: | :---: | :---: | :---: |
| 000 | NUL | CTRL@ |  | $\lambda$ |
| 001 | SOH | CTRL A |  | $\alpha$ |
| 002 | STX | CTRL B |  | $\phi$ |
| 003 | ETX | CTRL C |  | $\Sigma$ |
| 004 | EOT | CTRL D |  | $\delta$ |
| 005 | ENQ | CTRLE |  | A |
| 006 | ACK | CTRL F |  | $\sim$ |
| 007 | BEL | CTRL G |  | a |
| 010 | BS | CTRL H | Backspace | $\bigcirc$ |
| 011 | HT | CTRL I (TAB) |  | $\psi$ |
| 012 | LF | CTRLJ (LF) | Line Feed | - |
| 013 | VT | CTRL K |  | 0 |
| 014 | FF | CTRL L |  |  |
| 015 | CR | CTRL M (CR) | Carriage Return | $\mu$ |
| 016 | SO | CTRL N |  |  |
| 017 | SI | CTRL O |  | Shift In |
| 020 | DLE | CTRL P |  | $\pi$ |
| 021 | DC1 | CTRL Q |  | \|| |
| 022 | DC2 | CTRL R |  | $\Omega$ |
| 023 | DC3 | CTRL S |  | $\sigma$ |
| 024 | DC4 | CTRL T |  | $\Upsilon$ |
| 025 | NAK | CTRL U |  | $\epsilon$ |
| 026 | SYN | CTRL V |  | $\leftarrow$ |
| 027 | ETB | CTRL W |  | $\rightarrow$ |
| 030 | CAN | CTRL X |  | $\uparrow$ |
| 031 | EM | CTRL Y |  | $\downarrow$ |
| 032 | SUM | CTRL Z |  | $r$ |
| 033 | ESC | CTRL [ ( ALT) |  | 1 |
| 034 | FS | CTRL $\$ & & $\neq$ |  |  |
| 035 | GS | CTRL] |  | $\approx$ |
| 036 | RS | CTRL~ |  | V |
| 037 | US | CTRL - |  | $\square$ |
| 40 | SP | SPACE BAR ${ }^{-}$ | Space 1 character |  |
| 41 | ! | SHIFT 1 |  |  |
| 42 | " | SHIFT 2 | " |  |
| 43 | \# | SHIFT 3 | \# |  |


| $\begin{gathered} \hline 7 \text { Bit } \\ \text { (octal) } \end{gathered}$ | ASCII <br> Representation | Keyboard | GT40/42 <br> Printing | GT40/42 Printing <br> When Preceded By Shift-Out $=016$ |
| :---: | :---: | :---: | :---: | :---: |
| 44 | S | SHIFT 4 | S |  |
| 45 | \% | SHIFT 5 | \% |  |
| 46 | \& | SHIFT 6 | \& |  |
| 47 |  | SHIFT 7 |  |  |
| 50 | ( | SHIFT 8 | ( |  |
| 51 | ) | SHIFT 9 | ) |  |
| 52 | * | SHIFT : | * |  |
| 53 | t | SHIFT ; | t |  |
| 54 |  |  | , |  |
| 55 | - ( minus) | - | - |  |
| 56 |  |  |  |  |
| 57 | 1 | / | 1 |  |
| 60 | 0 | 0 | 0 |  |
| 61 | 1 | 1 | 1 |  |
| 62 | 2 | 2 | 2 |  |
| 63 | 3 | 3 | 3 |  |
| 64 | 4 | 4 | 4 |  |
| 65 | 5 | 5 | 5 |  |
| 66 | 6 | 6 | 6 |  |
| 67 | 7 | 7 | 7 |  |
| 70 | 8 | 8 | 8 |  |
| 71 | 9 | 9 | 9 |  |
| 72 |  |  |  |  |
| 73 |  |  |  |  |
| 74 | $<$ | SHIFT, | $<$ |  |
| 75 | $=$ | SHIFT | - |  |
| 76 | > | SHIFT. | > |  |
| 77 | ? | SHIFT / | ? |  |
| 100 | (a) | @ | (a) |  |
| 101 | A | SHIFT A | A |  |
| 102 | B | SHIFT B | B |  |
| 103 | C | SHIFT C | C |  |
| 104 | D | SHIFT D | D |  |
| 105 | E | SHIFT E | E |  |
| 106 | F | SHIFT F | F |  |
| 107 | G | SHIFT G | G |  |
| 110 | H | SHIFT H | H |  |
| 111 | I | SHIFT I | I |  |
| 112 | J | SHIFT J | J |  |
| 113 | K | SHIFT K | K |  |
| 114 | L | SHIFT L | L |  |
| 115 | M | SHIFT M | M |  |
| 116 | N | SHIFT N | N |  |
| 117 | 0 | SHIFT O | 0 |  |
| 120 | P | SHIFT P | P |  |
| 121 | Q | SHIFT Q | Q |  |
| 122 | R | SHIFT R | R |  |
| 123 | S | SHIFT S | S |  |
| 124 | T | SHIFT T | T |  |

$\begin{array}{c|c|l||l|l}\hline \begin{array}{c}\text { 7 Bit } \\ \text { (octal) }\end{array} & \begin{array}{c}\text { ASCII } \\ \text { Representation }\end{array} & \text { Keyboard } & \begin{array}{c}\text { GT40/42 } \\ \text { Printing }\end{array} & \begin{array}{c}\text { GT40/42 Printing } \\ \text { When Preceded By }\end{array} \\$\cline { 3 - 5 } \& \& \& <br> Shift-Out = 016\end{array}$]$

## Function Key Codes

| $\leftarrow 10$ | $\uparrow 32$ | Home 35 | EOS 37 |
| :--- | :--- | :--- | :--- |
| $\rightarrow 30$ | $\downarrow 33$ | EOL 36 |  |

```
;BOOTVT.s09 5/2/72
    VT-40 BOOTSTRAP LOADER, VERSION Sø9, RELEASE ₹01, 5/2/72
    COPYRIGHT 1972, DIGITAL EQUIPMENT CORPORATION.
    46 MAIN STREET
    MAYNARD, MASSACHUSSETTS
                                    01754
WRITTEN BY JACK BURNESS, SENIOR SYSTEMS ARCHITECT!
```

THIS ROUTINE IS INTENDED TO BE LOADED IN THE ROM PORTION OF THE VT-AO.

REGISTER DEFINITIONS:

|  | 000000 |
| :---: | :---: |
|  | 000001 |
|  | 000002 |
|  | 000003 |
| $\bigcirc$ | 000004 |
| $\xrightarrow{\square}$ | 000005 |
|  | 000006 |
|  | 000007 |
|  | 000006 |
|  | 000007 |
|  | 000000 |
|  | 000001 |
|  | 000002 |
|  | 000003 |
|  | 000004 |
|  | 000005 |
|  | 000003 |
|  | 000000 |
|  | 000005 |
|  | 000001 |
|  |  |
|  |  |
|  | 116000 |
|  | 166000 |
|  | 000000 |
|  | 001360 |


| $R D=x 0$ |  |
| :---: | :---: |
| R1 $=\% 1$ |  |
| R2 $=\times 2$ |  |
| R $3=\% 3$ |  |
| R $4=\times 4$ |  |
| R $5=25$ |  |
| $R 6=\% 6$ |  |
| R7 $=$ X 7 |  |
| $S P=R 6$ |  |
| $P C=R 7$ |  |
| $R E T 1=R D$ | ;RETURN OF VALUE REGISTER. |
| $\\| N P 1=R 1$ | ;ARGUMENT FOR CALLED FUNCTION |
| [ NP2=R2 | ;SECOND ARGUMENT. |
| WORK1 $=$ R 3 | ;FIRST WORK REGISTER. |
| WORK2 $=$ R 4 | ;SECOND WORKING REGISTER. |
| SCR1 $=$ R5 | ;SCRATCH REGISTER, |
| L. CKSM = WORK 1 | ; OVERLAPPING DEFINITIONS FOR LOADER PORTION. |
| L.BYT = RET1 |  |
| $L, B C=S C R 1$ |  |
| L, ADR $=1 N P 1$ |  |
| COREND $=16000$ | ; FIRST LOCATION OF NON-CORE. |
| ROMORG $=166000$ | ;WHERE THE ROM PROGRAM SHOULD GO. |
| STARTX $=0$ | ; WHERE TO START DISPLAYING the $x$ POSITIONS. |
| STARTY $=1360$ | ;WHERE TO Start displaying the y. |



|  | 172040 |  |  |  | VT40PC=172000 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 177568 |  |  |  | $K B 01 S=177560$ |  |
|  | 175614 |  |  |  | $P 100 S=175614$ |  |
|  | 175610 |  |  |  | P10IS $=175610$ |  |
|  | 177562 |  |  |  | $K B D I B=K B D I S * 2$ |  |
|  | 175612 |  |  |  | P1018=P101S+2 |  |
|  | 175616 |  |  |  | $P 100 \mathrm{C}=\mathrm{P} 100 \mathrm{~S} * 2$ |  |
|  | 815776 |  |  |  | P1DOC $=$ COREND-2 |  |
|  | 015772 |  |  |  | P101C $=$ P100C-4 |  |
|  | Q15770 |  |  |  | STKSRT=P10IC-2 |  |
|  | 160000 |  |  |  | JMPDIS $=160000$ |  |
|  | 000024 |  |  |  | PWRFAL $=24$ |  |
|  | 160000 |  |  |  | , =ROMORG |  |
| 166000 | 012785 | 000026 |  | START: | mov | \#PWRFAL+2,SCR1 |
| 166004 | 085015 |  |  |  | CLR | OSCR1 |
| 166006 | 810745 |  |  |  | MOV | PC,-(SCR1) |
| 160810 | 000005 |  |  |  | RESET |  |
| 166012 | 012767 | 000007 | 007570 |  | MOV | \#7.P101S |
| 166828 | 012767 | 000001 | 011532 |  | mov | \#1.KBDIS |
| 166026 | 012767 | 000201 | 007560 |  | MOV | \#201.P100S |
| 166034 | 012706 | 015770 |  | RESTRT: | mov | \#STKSRT, SP |
| 166840 | 085001 |  |  |  | CLR | L,ADR |
| 166042 | 012702 | 160000 |  |  | MOV | \#JMPDIS,INP2 |
| 166046 | 810221 |  |  |  | mov | INP2,(L,ADR) + |
| 160850 | 812711 | 166756 |  |  | MOV | *DISPRG.(L.ADR) |
| 166054 | 812781 | 000030 |  |  | mov | \#PWRFAL+4,L.ADR |
| 166060 | 005000 |  |  |  | els | RET1 |
| 166062 | 004767 | 000022 |  |  | JSR | PC, DOCHAR |
| 166866 | 005067 | 003706 |  |  | CLR | VT40PC |
| 166072 | 004767 | 000210 |  | MAJOR: | JSR | PC.GETCHR |
| 166076 | 000240 |  |  |  | NOP |  |
| 166108 | 006240 |  |  |  | NOP |  |
| 166102 | 000240 |  |  |  | NOP |  |
| 166104 | 012746 | 166072 |  |  | MOV | \#MAJOR,-(SP) |



| $\begin{aligned} & \underset{\sim}{N} \\ & \underset{Q}{Q} \\ & \underset{Q}{2} \end{aligned}$ | $\begin{aligned} & \text { in } \\ & \stackrel{0}{0} \\ & 0 \\ & 0 \end{aligned}$ |
| :---: | :---: |


|  <br>  onininines $\triangle Q Q Q Q \underset{Q}{A}$ |  | $\begin{aligned} & \tilde{\sim} \\ & \underset{\sim}{0} \\ & \stackrel{\rightharpoonup}{0} \\ & \underset{\sim}{2} \end{aligned}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  | $\bigcirc$ |  | －ロロッロロロロ |  |
|  |  |  | न－ | $\stackrel{+}{+}$ |  | त H N त त H |

;PUSH ZERO CONDItION baCk into never-never land.



|  | 166250 |  |
| :---: | :---: | :---: |
| 166252 | 000000 |  |
| 160254 | 000026 |  |
| 166256 | 000060 |  |
| 166268 | 177770 |  |
| 166262 | 064767 | 000020 |
| 166266 | 820827 | 000048 |
| 166272 | 962546 |  |
| 166274 | 020027 | 000137 |
| 166308 | 003143 |  |
| 166302 | 000207 |  |
| 166384 | 005726 |  |
| 166306 | 012700 | 015772 |
| 166312 | 004767 | 000064 |
| 166316 | 0105710 |  |
| 166320 | 0.1774 |  |
| 166322 | 011046 |  |
| 166324 | 045020 |  |
| 166326 | 042716 | 177600 |
| 166332 | 001764 |  |
| 166334 | 922716 | 000177 |
| 166340 | 001761 |  |
| 166342 | 022710 | 000175 |
| 166346 | 081007 |  |
| 166354 | 011610 |  |
| 166352 | 821027 | 200122 |
| 166356 | -101626 |  |
| 166360 | $\Delta 21027$ | 000114 |
| 166364 | 001455 |  |
| 166366 | 011610 |  |
| 166376 | 012600 |  |
| 166372 | 020027 | 000175 |
| 166376 | 001743 |  |
| 166400 | 000207 |  |
| 166402 | 005767 | 227370 |
| 166406 | 001410 |  |
| 166410 | 105767 | 007200 |
| 166414 | 100005 |  |
| 166416 | 816767 | 027354 |
| 166424 | 005067 | 827346 |
| 166430 | 105767 | 011124 |
| 166434 | 100014 |  |


| 166436 | 116746 | 011120 |  |  | MOVB | (BDIB,-(SP) |  | ;YEP. SAVE THE CHARACTER NOW. |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 166442 | 212767 | 000001 | 811110 |  | MOV | \#1, KBDIS |  | ;AND REENable the Communications | DEVICE. |
| 166450 | 004767 | 177726 |  | CHECK2: | JSR | PC, CHECK |  | ; IS THE OUTPUT READY? |  |
| 166454 | 005767 | 927316 |  |  | TST | P100C |  |  |  |
| 166460 | 011373 |  |  |  | BNE | CHECK2 |  | ; IF NOT, WAIT TILL DONE. |  |
| 166462 | $\triangle 12667$ | 087130 |  |  | mOV | (SP) +, P100B |  | ; AND THEN SEND OUT THE CHARACTER. |  |
| 166466 | 105767 | 087116 |  | CHECK3: | TSTB | P10:S |  | ; IS THE 10 TALKING TO YE. - |  |
| 166472 | 100011 |  |  |  | BPL | CHECK4 |  | ; NOPE, EXIT |  |
| 166474 | 116767 | 007112 | 027270 |  | novb | P101B,P101C |  | ; GET THE CHARACTER NOW. |  |
| 166582 | 052767 | 177400 | 027262 |  | 315 | \#-400, P101C |  | :MAKE SURE IT'S NONE ZERO. |  |
| 166510 | 0112767 | 000007 | 007072 |  | MOV | \#7, P10IS |  | :REINITIALIZE COMMUNICATION LINE. |  |
| 166516 | 000207 |  |  | CHECK4: | RTS | PC |  | ;AND RETURN. |  |
|  |  |  |  | ; | THE | L O A O E | R |  |  |
| 166520 | 085002 |  |  | LOAD: | CLR | [ NP 2 |  | ;RESET TO FIRST B BIT CHARACTER. |  |
| 166522 | 012712 | 172000 |  |  | MOV | \#172000, (INP2) |  | ; AND ALSO CLEVERLY STOP THE VT40. |  |
| 166526 | 012706 | 015770 |  |  | MOV | \#STKSRT, SP |  | :RESET STACK POINTER NOW. |  |
| 166532 | 005003 |  |  | -.LD2: | CLR | L, CKSM |  | ; Clear the checksum |  |
| 166534 | 004767 | 000070 |  |  | JSR | ${ }^{\text {CH,L.PTR }}$ |  | ; GET A BYTE NOW. |  |
| 166548 | 105300 |  |  |  | DECB | L.BYT |  | ;IS IT ONE? |  |
| 166542 | 001373 |  |  |  | BNE | L.LD2 |  | ; NOPE, WAIT AWHILE |  |
| 166544 | 084767 | 000060 |  |  | ${ }^{\text {J }}$ SR | PC,L.PTR |  | ; YEP. GET NEXT CHARACTER. |  |
| 166550 | 004767 | 000072 |  |  | JSR | PC,L.GWRO |  | :GET A WORD. |  |
| 166554 | 010005 |  |  |  | MOV | - $\mathrm{BY}^{\text {YT,L. }} \mathrm{BC}$ |  | :GET THE COUNTER NOW. |  |
| 166556 | 162705 | 000004 |  |  | SUB | \#4,L.BC |  | ; CHOP OFF EXTRA STUFF. |  |
| 166562 | 022705 | ロ00002 |  |  | CMP | \#2.L. BC |  | ; NULL? |  |
| 166566 | 061437 |  |  |  | BEQ | LIJMP |  | ; YEP. MUST BE END, |  |
| 166578 | 084767 | 1000052 |  |  | JSR | ${ }^{2} \mathrm{C}, \mathrm{L}$. GWRO |  | ; NOPE. GET THE ADDRESS. |  |
| 166574 | 010001 |  |  |  | MOV | - BYT.L.ADR |  | ; ANO REMEMBER FOR OLD TImes sake. |  |
| 166576 | 004767 | 000026 |  | L.LO3: | JSR | PC, L. PTR |  | :GET A BYTE (DATA) |  |
| 166602 | 002010 |  |  |  | BGE | L: - ${ }^{4}$ |  | ; ALL DONE WITH THE COUNTER? |  |
| 166604 | 105703 |  |  |  | TSTB | L. CKSM |  | ;YEP. GOOD CHECK SUM? |  |
| 166606 | 081751 |  |  |  | BEQ | L, LD 2 |  | ; NOPE. LOAD ERROR, |  |
| 166610 | 012700 |  |  | L.BAD: | MOV | (PC) +, RET1 |  | ; SEND OUT SOME CHARACTERS NOW. |  |
| 166612 | 175 | 102 |  |  | ,BYTE | 175.102 |  | ;"CTRL 3AD" |  |
| 166614 | 004767 | 000110 |  |  | JSR | PC,SENDIP |  |  |  |
| 166620 | 000167 | 177210 |  |  | JMP | RESTRT |  |  |  |
| 166624 | 110021 |  |  | L.LD4: | move | L,BYT, (L,ADR)* |  | ;PLACE THE BYTE IN CORE. |  |
| 166626 | 000763 |  |  |  | BR | L.LO3 |  | :GET ANOTHER ONE, |  |
| 166630 | 004767 | 177276 |  | L.PTR: | JSR | PC,GET8 |  | ;GET 8 BITS NOW. |  |
| 166634 | 060003 |  |  |  | ADD | L, BYT,L.CKSM |  | - UPDATE CHECKSUM |  |
| 166636 | 042700 | 177400 |  |  | BIC | \#177400,L,BYT |  | ;CLEAN UP THE BYTE NOW. |  |
| 166642 | 005305 |  |  |  | OEC | L, BC |  | ; UPDATE THE COUNTER. |  |
| 166644 | 000207 |  |  |  | RTS | PC |  | ;RETURN NOW. |  |



## $\stackrel{\infty}{i} \stackrel{\infty}{i} \stackrel{n}{n}$



$$
\begin{array}{ll}
\dot{n} \\
\stackrel{N}{\lambda} \\
\underset{\lambda}{\lambda} \\
\end{array}
$$

000001
$\hat{Q}{ }^{\circ}$
$\vec{Q}$
$\hat{Q}$
$\hat{Q}$

$\angle 02000$ 69999 下


000136

$\begin{array}{ll}166756 & 170256 \\ 166760 & 115124 \\ 166762 & 000000 \\ 166764 & 001368 \\ 166766 & 100068 \\ 166770 & 160000 \\ 166772 & 000030\end{array}$


 No




 ${ }^{1}$
$\sum_{0}^{\infty}$
$\sum_{0}^{\infty}$







## APPENDIX E SCROLLING ROM BOOTSTRAP LOADER PROGRAM - GT42

26-JUN-93 16111 PAGE 1-1
MACOLX $622(622)=1$
SCROLLING ROM BOOTSTRAP FOR THE GT40
BOOT: OEFINITION SECTION

PAGE 1-2
10111
26-JUN-73
MACOLX $622(022)=1$
SCROLLING ROM BOOTSTRAP FOR THE GT4Q
BOOT.TIF DEFINITION SECYION




[^1]




| $\begin{aligned} & \text { SCROLL } \\ & \text { BOOT, } \end{aligned}$ | $G \quad 20 M$ | bootstrap for the giag vTG5 Simulator |  | MACOLX | 62210: | -1 26-JUN-73 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 313 |  |  |  |  |  |  |
| 31.4 | 168256 | $\bigcirc 12705$ | 308040 | FF: | mov | \#numlindicountr |
| 315 |  |  |  |  |  |  |
| 316 | 166262 | $1127 \times 6$ | a08212 | FFLOOP 1 | mov | *12.char |
| 317 | 166260 | 784737 | 166384 |  | JSR | PC,LFSUB |
| 318 | 166272 | 0.05305 |  |  | OEC | COUNTR |
| 319 | 166274 | ¢03372 |  |  | BGT | FFLOOP |
| 320 | 166276 | 080715 |  |  | 8R | A X CCHR |
| 321 |  |  |  |  |  |  |
| 322 323 | 166380 | 12746 | 166132 | LFI | MOV | \#NXTCHR,-(SP) |
| 324 |  |  |  |  |  |  |
| 325 |  |  |  |  |  |  |
| 326 | 166324 | 113793 | 907012 | LFSUR1 | mov | jmpadd, SCAN |
| 327 |  |  |  |  |  |  |
| 328 | 166318 | 1223a5 |  | LFLOAPI | CMPB | (SCan) ${ }^{\text {a }}$, EHar |
| 329 | 166312 | $0914 \times 6$ |  |  | BEQ | LFOURD |
| 330 | 166314 | $\times 20327$ | 0167600 |  | CMP | SCANI\#BLIM! ${ }^{\text {c }}$ |
| 331 | 160320 | 103773 |  |  | 8LO | LFLOAP |
| 332 | 166322 | -12763 | 301090 |  | mov | \#BSTART, SCAN |
| 334 |  |  |  |  |  |  |
| 335 | 166330 | 00520.3 |  | bFOUND: | INC | SCAN |
| 336 | 166332 | $8427 \times 3$ | 000011 |  | BiC | \#1, SCAN |
| 337 | 166336 | 0.10337 | $0 \times 7012$ |  | moV | scanidmpadd |
| 338 339 | 166342 | 034737 | 16635 |  | ${ }_{\text {JSL }}$ | PC, INSERT |
| 341 |  |  |  |  |  |  |
| 342 |  |  |  |  |  |  |
| 343 |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| 344345345 |  |  |  |  |  |  |
| 346 | 16635 | 118021 |  | INSERTI | movi | Char, (POINTR)* |
| 347 | 166352 | 432701 | 3003m 1 |  | ${ }^{81}{ }^{\text {T }}$ | \#1, Pointr |
| 348 | 166356 | 041021 |  |  | BNE | INSRTX |
| 349 350 | 166361 166364 | 029127 103418 | 3070:0 |  | CMP | POINTR, \#BLIMIT INSRTL |
| 350 351 | 166364 166366 | 10.4 01010 |  |  | MOV | INSRTL POINTR, SCAN |
| 352 | 166378 | 127"1 | 918080 |  | mov | \#BSTARY, POINTR |
| 353 | 166374 | 084737 | 1664\%6 |  | JSR | PC,INSRTL |
| 354 | 1664 mD | 205023 |  |  | CLR | (SCAN)* |
| 355 | 166492 | 095013 |  |  | CLR RTS | ${ }_{\text {P }}^{(S C A N}$ |
| 357 |  |  |  |  |  |  |
| 358 | 166406 | 422121 |  | INSRTL: | CMP | (POIMTR) (NOINRR |
| 359 | 166418 | 12711 | 106474 |  | MOV | *HSADER, IPOINTR |
| 360 | 166414 | :12741 | 160809 |  | MOV | *DISJMP, -(POINT.. |
| 361 | 166428 | 605041 |  |  | CLH | $-(G I N T R)$ |
| 362 363 | 166422 | 00237 |  | INSRTX: | RTS | PC |
|  |  |  |  |  |  |  |
| 365 |  |  |  |  |  |  |
| 366 |  |  |  |  |  |  |


26-JUN=73
BOOTSTRAP FOR THE
VTAS SIMULATOR
SCROLLING
テN~~N采:


[^2]SCROLLIVG ROM BONTSTRAP FOR THE GT4E MACDLX $522(022)-1 \quad 26-J U N-73 \quad 16111$ PAGE 1-16

481
482

| 166652 | 112337 | 175616 | OUTLITI MOVE |
| :--- | :--- | :--- | :--- |
| 166656 | 112337 | 175616 |  |

# DOUBLE RUFFERFD 

IRETURN

THE "GEY AN EIGHT EIT CHARACTER" JQUILNE

THIS ROUTINE DIFFERS FROM THE previolis ROUTINES IN THAT IT WILL TAKE SIX BIT CWARACTERS 4ND ASSEMBLE THEM FOR THE LOADER TO USE, NOYE THAT FROM PWIS POI REGISTERS. THUS THE CHARACTER IS RETURNEP IN REGISTERS: THUS THE CHARAC ${ }^{\text {P }}$ R IS RETURNE IN PHYSICALLY PHE SAMEJ.

| 106664 | 04737 | 166630 | GETOI | JSK | OCIGETSIX |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 166676 | T13046 |  |  | MOV | - BY',-(SP) |
| 166672 | 125723 |  |  | TST | (1NDEX)* |
| 166674 | 9163 | 106676 |  | JMP | -ET8TB-2 (INDEX) |
| 1667 93 | 130404 |  | GETATBI | 日R | GEP81 |
| 165702 | $\therefore 03416$ |  |  | $i^{3 R}$ | GET82 |
| $1667 \times 4$ | OgC432 |  |  | RR | GEP83 |

GET A SIXBIT EHARACTER,
save I T jn the stack
IUPDATE INDEX TO NEXT ITEM IALL ARE *2!
IAND DISPAPCW ACCORDING TO PWE INDEX.
IINDEX=2: ISSEMBLE FIRST CHAR
INDEXa4: ASSEMELE SECONO CHAR
IINOEX=OI ASSEMBLE THIRD AND LAST CHAR
I INDEX=8! RESET INDEX TO 0 [2\} AND REYRY.

| TWIH Od vandzy 7TvMs 3m N3H」 ONGI <br>  <br>  <br>  xis amd maim yalovarms lia xis mani 3HA to Stig UM\＆+237 3m11 N： $3043 W$ MON＇y3dovaval dia 8 3mLI <br>  <br>  |
| :---: |
|  <br>  |

 IFINAL CHARACTER IS EASY，JUST A
SIMPLE MERGER OF LEFT TWO BITS OF
IPREVIOUS VALUE WITH RIGWY SIX BITS
IOF LAST HTH）CWARACTER RECE！VEO，
IANO＇WE ARE DONE，
IFINALGY THROW AWAY SYACK，
IAND RETHRN TO THE CALLER，

| $\xrightarrow{\text { ¢ }}$ |  |  |  |
| :---: | :---: | :---: | :---: |
|  |  | －9 |  |
|  | cix |  |  |
|  |  |  | ズロッロン＊ |
| \＃ | － |  | － |
|  | nmom |  | ${ }^{\infty}{ }^{\infty}{ }^{\mathbf{n}}$ |
| $\frac{3}{2}$ |  |  |  |
|  | $\vec{\square}$ | \＃ |  |
| $\stackrel{\infty}{+}$ | $\stackrel{5}{5}$ | $\infty$ | $\bigcirc$ |
| w | w | $\stackrel{6}{6}$ | \％ |



$$
\begin{aligned}
& \text { IGET A BYYE CF DATA NOW, } \\
& \text { IALL DONE? } \\
& \text { IYEP COUNFER IS MINUS'; CHECK CHECKSUM, } \\
& \text { ICHECKSUM GOOD, GET NEXT COMMAND, }
\end{aligned}
$$

$$
\begin{aligned}
& \text { ICHECKSUM GOOD, GET NEXT COMMAND, } \\
& \text { AO INFORM HOSY } \\
& \text { ISEND ALTMODF B } \\
& \text { IAND RESTART THE OISPLAY, } \\
& \text { IINSERY RYTE INTO MEMORY, } \\
& \text { IAND GET THE NEXY BYYE, }
\end{aligned}
$$

oves

$$
\begin{aligned}
& \text { L,CKSM } \\
& P C, L, P P R
\end{aligned}
$$

$$
-\cdots
$$

$$
\begin{aligned}
& \text { \#DISTOP, JMPADO } 2 \\
& \text { INDEX }
\end{aligned}
$$

PC,L:PYR

$$
\begin{aligned}
& \text { ICLEAR THE CHEEKSUM } \\
& \text { IGET A BYTE NOW, } \\
& \text { IIS IT A ONE (HEADER)? } \\
& \text { INO, WAIT FOR THE ONE, }
\end{aligned}
$$

| 167412 | $\checkmark 12737$ | 173000 |
| :---: | :---: | :---: |
| 167320 | 105003 |  |
| 167022 | 19050:5 |  |
| 167024 | 0.04737 | 167114 |
| 167830 | 135306 |  |
| 167032 | 101373 |  |
| 167034 | 784737 | 167114 |
| 167048 | 904737 | 167126 |
| 167844 | V10032 |  |
| 167046 | $1627 \%$ | $0806 \pi 4$ |
| 167052 | 222742 | ตD0u.2 |
| 167256 | a01433 |  |
| 167060 | 084737 | 167126 |
| 167864 | ก10041 |  |
| 167.866 | 63473 | 167114 |
| 167072 | C*29\%6 |  |
| 167674 | 1857:5 |  |
| 167076 | 001751 |  |
| 167100 | 804337 | 166652 |
| 167104 | 175 | 132 |
| 167106 | 000646 |  |
| 167110 | 119021 |  |
| 167112 | 600765 |  |
| 167114 | 094737 | 166664 |
| 167120 | 962095 |  |
| 167122 | 0.05302 |  |
| 167124 | $\cdots 90207$ |  |
| 169126 | 384737 | 167114 |

$$
\begin{aligned}
& \text { SCAN,OUTLIF } \\
& \text { ALTMCD,'A } \\
& \text { PRESTRT } \\
& \text { LIBYT, (L,ADR)* } \\
& \text { LIGO3 }
\end{aligned}
$$

$$
\begin{aligned}
& \text { PC,GETB } \\
& \text { L,BYT, } \mathrm{G}, \mathrm{CKSM} \\
& \text { L,BC } \\
& \text { PC }
\end{aligned}
$$

PCILIPYR
ISTOP PHE GT4D BY INSERTING A DDISTOPI IN THE L!

$$
\text { IRESET PHE } 8 \text { BIT ASSEMBLER TO THE FIRST CHAR }
$$

IYES, SKIP OVER THE NEXT CAARACTER NOW,

$$
\begin{aligned}
& \text { IASSEMBLE A WORD NOW, } \\
& \text { IMOVE OVER TA THE COUNTER, } \\
& \text { IREDUCE TO ACYUAL DATA COUNT: } \\
& \text { IANY DATA AT ALL } \\
& \text { INO, MUST BE END } \\
& \text { IYES, ASSEMELE A DATA WORD NOW, } \\
& \text { IAND THIS MUSY BE THE FIRST ADORESS, }
\end{aligned}
$$

$$
\begin{aligned}
& \text { IASSEMBLE AN } 8 \text { BIT CHARACTER NOW, } \\
& \text { IUPDATE THE CHECKSUM NOW, } \\
& \text { IDECREMENT THE CHARACYER COUNTER, } \\
& \text { IAND RETURN YO THE CALLER NOW: }
\end{aligned}
$$

$$
\begin{aligned}
& \stackrel{s}{2} \\
& \stackrel{N}{N} \\
& \hat{\otimes} \\
& \mathbb{E}
\end{aligned}
$$


1-14


074 SCROLLING ROM BONTSTRAP FOR THE
BOOT.TI5 THE LOADER

[^3]

| AGE 1-16 |
| :---: |
| ISTART THE GTAO IAND WAIT |
| ipoint--Invisible |
| IDRAW TOP LINE |
| IDRAW LINE TO RIGH |
| IDRAW BOTTOM LINE |
| IDRAW LINE TO LEFY |
| $1+x+4$ |
| $1+x=y$ |
| $1-x-y$ |
| $1-x+y$ |
| $1+X+Y$ |
| $1+x \times y$ |
| $1-X+Y$ |
| Itry graph modes |



LONGVIINTGILINES INTX
MAXY
-NIO
SOD
SOR

HOV | SHORTV:INTI |
| :--- |
| STOTT |
| SHORTV:INT3 |
| 77077 |
|  | 10371. 167214172000

MINUSX:MAXY
 SHORTV:INT3
77017
 SHORTV:INTT
S7T7T
 RELATVIINTA:BLKON
77677 NANA




#### Abstract






MACDLX 622(622)=1 26-JUN-93 $16: 11$ PAGE 5
imRII.dB bulk storage program loader listing IKEEP TRACK OF ORIGIN imoving head disk (cartridge)
 IRFII POWER UP VECTOR SCROLLING ROM BOOTSTRAP FOR THE GTYD
BOOT.THE LOADER


```
022(022)-1
```

```
SCROLLING ROM ROOTSTRAP FUR
BOOT.THE LOADER
```

| $\begin{aligned} & \text { SCROLLI } \\ & \text { BOOT, T1 } \end{aligned}$ | $\begin{aligned} & \text { ING Fin } B 0 \\ & 16 \end{aligned}$ | $\begin{aligned} & \text { P THE } \\ & \text { RE,NCE } \end{aligned}$ | $\begin{aligned} & \text { GTAZ } \\ & \text { TABLE } \end{aligned}$ | MACY11， | 16 | －73 | 84 | 6－1 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AGAIN． | 167712 | 974\＃ | 993 |  |  |  |  |  |  |  |  |  |  |  |
| ALTMO＇） | $=204175$ | 139\＃ | 465 | 632 | 566 |  |  |  |  |  |  |  |  |  |
| BELL | 156250 | 278 | $318 \%$ |  |  |  |  |  |  |  |  |  |  |  |
| BLIMIT | $=60740 \pi$ | 132\＃ | 135 | 223 | 244 | 329 | 348 | 395 | 399 |  |  |  |  |  |
| BLKOFF | $=00 \times 20$ | 713\＃ | 749 |  |  |  |  |  |  |  |  |  |  |  |
| BLKON |  | $714 \%$ | 784 |  |  |  |  |  |  |  |  |  |  |  |
| BSTART | $=423,120$ | 131\％ | 331. | 351 | 368 | 398 |  |  |  |  |  |  |  |  |
| CHAR | $=108 \times 0$ | 82\＃ | 102 | 267 | $? 69$ | 271 | 298＊ | 315＊ | 327 | 338＊ | 345 | 444＊ | 446＊ | 465 |
|  |  | 469 | 471 | 487 | 489 | 6.44 |  |  |  |  |  |  |  |  |
| CORSTR | $=\sin$ ard | 1．34\＃ | 192 |  |  |  |  |  |  |  |  |  |  |  |
| COUNTR |  | 89\＃ | 165 | 306＊ | 323＊ | 317＊ |  |  |  |  |  |  |  |  |
| CR | 106265 | 207＊ |  |  |  |  |  |  |  |  |  |  |  |  |
| CRLF | $=0.5>15$ | 138\＃ | 226 |  |  |  |  |  |  |  |  |  |  |  |
| DEV | 167474 | 857 | 882\＃ |  |  |  |  |  |  |  |  |  |  |  |
| DEV1 | 16\％4\％？ | 360\％ | 862 |  |  |  |  |  |  |  |  |  |  |  |
| O！SJMF | $=16 i n k y$ | 141\％ | 359 | 397 | 348 | 397 | 415 |  |  |  |  |  |  |  |
| OISTOP | $=1730$ un | 142\＃ | 474 | 605 |  |  |  |  |  |  |  |  |  |  |
| DJMP | $=1068$ | 72．7 | 816 |  |  |  |  |  |  |  |  |  |  |  |
| 吨111日 | $=175617$ | $12^{1 / 2}$ | 121 | 444 |  |  |  |  |  |  |  |  |  |  |
| OL1113 | ＝179力10 | 119\＃ | 127 | 18\％＊ | 442 | 445＊ |  |  |  |  |  |  |  |  |
| DLI $10 \%$ | $=175016$ | 12？${ }^{\text {1 }}$ | 452. | 449＊＊ | 5¢人＊ |  |  |  |  |  |  |  |  |  |
| D6110S | $=17$－14 | 121\＃ | 122 | 188＊ | 20ヶ | 209＊ |  |  |  |  |  |  |  |  |
| DNOP | $=164.80$ | 722\＃ |  |  |  |  |  |  |  |  |  |  |  |  |
| DONE | 16゙554 | 899 | 91才\＃ |  |  |  |  |  |  |  |  |  |  |  |
| DSTOP | $=17: 4 \% 0$ | $724 \%$ |  |  |  |  |  |  |  |  |  |  |  |  |
| ENDCOF． | $16 \%$ an | 195＊ | 196 |  |  |  |  |  |  |  |  |  |  |  |
| FF | 1此号6 | 283 | $313 \#$ |  |  |  |  |  |  |  |  |  |  |  |
| FFLCOP | $160.26 ?$ | 328 | 315\＃ | 318 |  |  |  |  |  |  |  |  |  |  |
| FILEQ | 167214 | 745 | 749\＃ | 817 |  |  |  |  |  |  |  |  |  |  |
| GETCHR | $156: 264$ | 266 | 464\＃ | 486 |  |  |  |  |  |  |  |  |  |  |
| GEPDL | 166516 | 442\＃ | 447 | 451 | 453 | 464 | 468 |  |  |  |  |  |  |  |
| GETDL1 | 146546 | 44.3 | 450\＃ |  |  |  |  |  |  |  |  |  |  |  |
| GETEXT | 1600 ¢ | 406 | 472 | 492\＃ |  |  |  |  |  |  |  |  |  |  |
| GETSIX | 166630 | $486 \#$ | 524 | 539 |  |  |  |  |  |  |  |  |  |  |
| GEY 8 | 166604 | 524\＃ | 642 |  |  |  |  |  |  |  |  |  |  |  |
| GETBTH | 16C70\％ | 527 | 529\＃ |  |  |  |  |  |  |  |  |  |  |  |
| GET81 | 166712 | 529 | 539\＃ |  |  |  |  |  |  |  |  |  |  |  |
| GET82 | 166740 | $53 \%$ | 551\＃ |  |  |  |  |  |  |  |  |  |  |  |
| GET83 | 166772 | 531 | 566\＃ |  |  |  |  |  |  |  |  |  |  |  |
| GET84 | 166766 | 535\＃ |  |  |  |  |  |  |  |  |  |  |  |  |
| GRAPHX | $=12 \mathrm{krw}$ | 698\＃ | 798 |  |  |  |  |  |  |  |  |  |  |  |
| GRAPHY | $=124060$ | 699\＃ | 809 |  |  |  |  |  |  |  |  |  |  |  |
| GTRUSE | 166424 | 368\＃ | 391 |  |  |  |  |  |  |  |  |  |  |  |
| GT40PC | $=1760$ 明 | 127\＃ | 128 | $368 *$ | 482 | 746＊ |  |  |  |  |  |  |  |  |
| GT40SR | $=172362$ | 128＊ | $31 \times 1$ |  |  |  |  |  |  |  |  |  |  |  |
| HEADER | 166474 | 358 | 397. | 403 | $409 \#$ |  |  |  |  |  |  |  |  |  |
| HOLD | $=\% 000104$ | 87\＃ | 5400 | $554 *$ | 556＊ | 558 ＊ | 560＊ | 561 | 562＊ | 568＊ | $270 *$ |  |  |  |
| HSR | $=177558$ | 851\＃ | 883 |  |  |  |  |  |  |  |  |  |  |  |
| INCR | $=000106$ | 735\＃ | 793 |  |  |  |  |  |  |  |  |  |  |  |
| INDEX | $=\% 080063$ | 166\＃ | 526 | 527 | 535＊ | 607＊ |  |  |  |  |  |  |  |  |
| INSERT | 156350 | 291 | 299 | 337 | 345＊ |  |  |  |  |  |  |  |  |  |
| INSRTL | 166406 | 349 | 352 | 357＊ |  |  |  |  |  |  |  |  |  |  |
| INSRTX | 166422 | 347 | 362\＃ |  |  |  |  |  |  |  |  |  |  |  |
| INPX | $=848000$ | 736\＃ | 754 | 758 | 762 | 766 |  |  |  |  |  |  |  |  |



|  | $\begin{aligned} & * \# M \\ & \vdots \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { ⿳亠二口阝 } \\ & \text { in } \\ & i \end{aligned}$ | $\begin{aligned} & \text { \# } \\ & \text { in } \\ & \mathbf{\circ} \end{aligned}$ | $\begin{aligned} & \text { 产 } \\ & \dot{8} \\ & \mathbf{O} \end{aligned}$ | $\begin{gathered} \infty \\ \text { NO } \\ \text { N M } \end{gathered}$ | ${\underset{i n}{n}}_{\substack{n}}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & * \stackrel{\infty}{*} \propto \\ & +\underset{\sim}{\infty} \underset{\sim}{\sim} \end{aligned}$ | $\begin{aligned} & \infty \\ & \infty \\ & \text { in } \\ & \text { m } \end{aligned}$ | $\begin{aligned} & \infty \\ & \infty \\ & \infty \\ & \infty \end{aligned}$ | $\begin{aligned} & \stackrel{*}{N} \\ & \underset{\sim}{N} \end{aligned}$ | N | $\begin{aligned} & \text { \# } \\ & \stackrel{0}{c} \\ & \text { in } \end{aligned}$ |  |
|  |  | $\begin{aligned} & I- \\ & \begin{array}{l} I n \\ \text { In } \end{array} \end{aligned}$ | $\underset{\infty}{\infty}$ | $\begin{gathered} \text { \# } \\ \substack{n \\ \infty \\ \hline} \end{gathered}$ | $\begin{aligned} & \text { * } \\ & \text { N } \\ & \text { NM } \end{aligned}$ | $\underset{i n}{N}$ |  |
|  |  | $\begin{gathered} * \\ \stackrel{\rightharpoonup}{-1} \end{gathered}$ |  | $\underset{\infty}{\infty}$ | $\begin{aligned} & * \\ & \stackrel{*}{*} \\ & \sim \\ & \sim \end{aligned}$ | $\begin{aligned} & \text { N } \\ & \text { in } \end{aligned}$ |  |
|  |  | $\stackrel{\stackrel{i}{n}}{n}$ |  | $\underset{\infty}{\star}$ | $\begin{aligned} & \text { *o } \\ & \underset{\sim}{N} \\ & \underset{N}{N} \end{aligned}$ | $\underset{\sim}{N}$ | \％ |
| $\underset{\sim}{N}$ |  | $\underset{\sim}{\infty}$ | Q | $\begin{array}{ll} n \\ & \infty \\ \infty & \infty \\ \infty & \infty \\ \hline \end{array}$ | $\stackrel{\rightharpoonup}{\underset{\sim}{N}} \underset{\sim}{\circ}$ | 荌 | $\stackrel{*}{\text { N }}$ |
| $\stackrel{a}{\vec{m}}$ |  | $\begin{aligned} & \operatorname{tr} \underset{\infty}{\infty} \underset{\sim}{0} \\ & \times \sim \end{aligned}$ | $*$ $*-\infty$ 0 |  |  | $\stackrel{\stackrel{*}{\delta}}{\stackrel{y}{*}}$ | $\stackrel{*}{*}$ |
|  |  | $\stackrel{*}{\checkmark}$ |  |  | $\begin{aligned} & \text { \# } \\ & \text { N } \\ & \text { N } \\ & \text { - } \end{aligned}$ | $\stackrel{*}{\stackrel{N}{n}_{\sim}^{\sim}} \underset{\sim}{\sim}$ | $*$ ¢ $\sim$ $\sim$ |
|  |  |  | $\begin{aligned} & * \\ & \infty \\ & \infty \\ & \infty \\ & \infty \end{aligned}$ |  |  | $\begin{aligned} & \infty \stackrel{\bullet}{N_{*}^{*}} \\ & \operatorname{PNO}^{*} \end{aligned}$ | N |
|  |  | $\stackrel{*}{+}$ |  |  |  |  | $\stackrel{*}{N}$ |
| $\approx \sim \infty$ |  |  |  |  |  | N | N |

448
622.
928

358

~~~~
若


$\underset{\infty}{\infty} \underset{\infty}{\circ}$
シ
~
$\stackrel{*}{n}$

~~~
~
$\stackrel{\rightharpoonup}{\square}$
$?$
0
$\vdots$
$\vdots$
$a$
$a$
10104
MACY11,624 100JULTR3.
GT40
TABLE



$\underset{\sim}{\text { in }}$



$\stackrel{*}{*}$
$\underset{\text { ~ }}{\stackrel{*}{\sim}}$


~~~~~
$\stackrel{n}{n}$
.

800T



8

$\begin{array}{ll}\text { PRESTR } & 167460 \\ \text { PTRUFE } & 167754\end{array}$








160080
$=170900$
$=174000$
$=157550$
$=108004$
106222

167562
167560

A
出山以 whw




Figure E-1 Communications Bootstrap Loader Flow Diagram

## Reader's Comments

## GT40/42 USER'S GUIDE DEC-11-HGTGA-B-D

Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publications.

What is your general reaction to this manual? In your judgment is it complete, accurate, well organized, well written, etc.? Is it easy to use? $\qquad$
$\qquad$
$\qquad$

What features are most useful? $\qquad$

What faults do you find with the manual? $\qquad$
$\qquad$
$\qquad$

Does this manual satisfy the need you think it was intended to satisfy? $\qquad$
Does it satisfy your needs? _ Why? $\qquad$
$\qquad$
$\qquad$
$\qquad$
Would you please indicate any factual errors you have found. $\qquad$
$\qquad$
$\qquad$
$\qquad$
Please describe your position.
Name $\longrightarrow$ Organization
Street $\longrightarrow$ Department
City
State $\qquad$ Zip or Country

Digital Equipment Corporation Maynard, Massachusetts


[^0]:    ${ }^{\circledR}$ Teletype is a registered trademark of Teletype Corporation.

[^1]:    

[^2]:    

[^3]:    $\square$
    $\vec{~}$
    $\stackrel{\rightharpoonup}{n}$
    0
    $-\quad$
    
    

    Monino $\mathrm{min}_{\mathrm{m}} \mathrm{H}$
    
    
    

