



GT40/GT42 user's guide

digital equipment corporation · maynard. massachusetts

1st Edition, June 1973 2nd Printing, September 1973 3rd Printing (Rev), November 1974

Copyright © 1973, 1974 by Digital Equipment Corporation

The material in this manual is for informational purposes and is subject to change without notice.

Digital Equipment Corporation assumes no responsibility for any errors which may appear in this manual.

Printed in U.S.A.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DEC	PDP
FLIP CHIP	FOCAL
DIGITAL	COMPUTER LAB
UNIBUS	

CONTENTS

GT40/GT42 GRAPHIC DISPLAY TERMINAL

1.1	PURPOSE AND SCOPE
1.2	GENERAL DESCRIPTION
1.3	SYSTEM ORGANIZATION
1.4	SYSTEM OPERATION
1.5	EQUIPMENT SPECIFICATIONS
2.1	GT40/GT42 START-UP PROCEDURES
2.1.1	GT40/GT42 Terminal Systems
2.1.2	GT42 Paper Tape Systems
2.1.3	GT40 Paper Tape Systems
2.1.4	GT42 Bootstraps For Other Devices
2.1.5	GT42 Graphics Test
2.2	GT40/42 FAILURE PROCEDURES
3.1	GT40/42 INTERFACES
3.2	PARALLEL PORT
3.2.1	Unibus Structure
3.2.1.1	Bidirectional Lines
3.2.1.2	Master/Slave Relationship
3.2.1.3	Interlocked Communication 19
3.2.2	Peripheral Device Organization and Control
3.2.3	Unibus Control Arbitration
3.2.3.1	Priority Transfer Requests
3.2.3.2	Processor Interrupts
3.2.3.3	Data Transfers
3.3	SERIAL PORT
3.4	DL11 PROGRAMMING
3.4.1	Receiver Status Register
3.4.2	Receiver Buffer Register
3.4.3	Transmitter Status Register
3.4.4	Transmitter Buffer Register
3.4.5	Interrupts
3.4.6	Timing Considerations
3.4.6.1	Receiver
3.4.6.2	Transmitter
3.4.6.3	Break Generation Logic
3.4.7	Program Notes
3.4.8	Program Example
4.1	PROGRAMMING THE GT40/42
4.2	PROGRAMMING CONCEPT
4.3	IMPORTANT REGISTERS (all addresses are in octal)
4.4	PDP-11 INSTRUCTION SET
4.5	GT40/42 DISPLAY PROCESSOR INSTRUCTION SET
4.6	PROGRAMMING EXAMPLES
4.6.1	Initializing the Display Processor
4.6.2	Display File
4.6.3	Application of the Stop Interrupt

Page

CONTENTS (Cont)

Page

4.7	PROGRAMMING RESTRICTIONS
4.7.1	Stop and Sync, Microcoding
4.7.2	Display File Changes
4.7.3	Non-Flicker Display
4.8	ADVANCED PROGRAMMING TECHNIQUES
4.8.1	Subroutines
4.8.2	Light Pen Interaction
4.8.3	Special Characters
4.8.4	Edge Violations
5.1	COMMUNICATIONS BOOTSTRAP READ-ONLY MEMORY (ROM)
5.1.1	Bootstrap Loader
5.1.2	Character Echoing

- APPENDIX A KEYBOARD LAYOUT
- APPENDIX B ADDRESS MAPPING
- APPENDIX C CHARACTER CODES

19

- APPENDIX D ROM BOOTSTRAP LOADER PROGRAM GT40
- APPENDIX E SCROLLING ROM BOOTSTRAP LOADER PROGRAM GT42

ILLUSTRATIONS

Figure No.	Title	Page
1	GT40 Graphic Display Terminal	2
2	GT42 Graphic Display Terminal	2
3	GT40/42 Graphic Display Terminal, Block Diagram	3
4	GT40, Rear View	3
5	GT42, Rear View	4
6	LK40 Keyboard (cover removed)	11
7	Unibus Interface Block Diagram	17
8	Receiver Status Register (RCSR) — Bit Assignments	23
9	Receiver Buffer Register (RBUF) – Bit Assignments	25
10	Transmitter Status Register (XCSR) – Bit Assignments	26
11	Transmitter Buffer Register (XBUF) — Bit Assignments	27
12	Serial Character Format	29
13	Program Example	30
14	GT40/42 Data Paths	30
15	Memory Layout Example	31
16	Instruction Word Functions	34
17	Data Word Formats	35
18	Non-Flicker Display as Determined by Vector Quantity and Magnitude	42

ILLUSTRATIONS (Cont)

20	Encoding and Decoding of Serial Data
21	Filler Character Transmission to the GT40/42 46
22	Absolute Program. Octal Format
23	Absolute Program Conversion and Transmission
A-1	Keyboard Key Configuration
A-2	128-Character Keyboard (Position 1)
A-3	64-Character Keyboard (Position 2)
B-1	Address Mapping ,
D-1	Communications Bootstrap Loader Flow Diagram D-8
E-1	Communications Bootstrap Loader Flow Diagram

TABLES

Table No.

Title

Page

1	Bootstrap Loader Instructions
2	First Bootstrap Loader Instruction Locations
3	Switch Register Configuration for Loading
4	Unibus Signals
5	GT40/42 Priority
6	BC05-C-25 Cable Output Connections
7	Standard DL11 Register Assignments for the GT40/42
8	Recommended GT40/42 Mnemonics



1.1 PURPOSE AND SCOPE

This guide describes the operation of the GT40 and GT42 Graphic Display Terminals. The following information is included: start-up procedures, equipment specifications, programming techniques, interfacing, and a description of the ROM Bootstrap.

1.2 GENERAL DESCRIPTION

The GT40/42 Graphic Display Terminal (Figures 1 through 5) is a high performance graphic display system that operates through a PDP-11/10 computer. The GT40/42 is designed for applications that require both a visual display, and a computation capability. The system can display either alphanumeric information, graphic data such as drawings, diagrams, and patterns, or any combination of these. It is particularly valuable for displaying dynamic, fast-changing data such as waveforms. The GT40/42 can function as a general purpose computer when not performing as a display terminal. In this nondisplay mode of operation, it can operate æ a stand-alone system or initiate communications with a host computer as part of a computer network.

1.3 SYSTEM ORGANIZATION

The GT40/42 consists of eight basic components organized to form the system described above. These components are:

- Central Processor Unit (CPU)
- Display Processor Unit (DPU) in which is included the Bootstrap Read Only Memory (ROM)
- Communications Interface Module
- Memory
- Keyboard
- Cathode Ray Tube (CRT) Monitor
- Light Pen
- Power Supply



Figure 1 GT40 Graphic Display Terminal



Figure 2 GT42 Graphic Display Terminal

6959-9



Figure 3 GT40/42 Graphic Display Terminal, Block Diagram



Figure 4 GT40, Rear View



7242-19





Figure 5 GT42, Rear View

1.4 SYSTEM OPERATION

The GT40/42 is a stable system that requires only minimum adjustments because it employs a combination of digital and analog techniques æ opposed to analog circuits alone. The vector function operates efficiently, providing a good compromise of speed and accuracy and assuring a precise digital vector calculation. The presentation and accumulation of vectors means that every point of a vector is available in digital form.

During plotting, the end-point position is automatically retained, preventing accumulated errors or drift. Four different vector types – solid, long dash, short dash, and dot dash – are possible through standard hardware.

The GT40/42 character generator has both upper and lower case capability with a large repertoire of displayable characters. The display is the automatically refreshing type rather than the storage type so that a bright, continuous image, with excellent contrast ratio, is provided during motion or while changes are being made in the elements of the picture. A hardware blink feature is applicable to any characters or graphics drawn on the screen. A separate line clock in the display permits the GT40/42 to be synchronized to the line frequency. Scope resolution is precise enough to allow overprinting.

The terminal includes logic for descender characters such as "p" and "g," positioning them correctly with respect to the text line. In addition to the 96 ASCII printing characters, 31 special characters are included which are addressed through the shift-idshift-out control codes. These special characters include some Greek letters, architectural symbols, and math symbols. Characters can be drawn in italics simply by selecting the feature through the status instruction bit. Brightness and contrast are such that the scope can be viewed in a normally lighted room.

The instruction set consists of four control-state instructions and five data-state formats. The control instructions set the mode of data interpretation, set the parameters of the displayed image, and allow branching of the instruction flow. Data can be interpreted in any of five different formats, allowing tasks to be accomplished efficiently from both a core usage and time standpoint. The graph/plot feature of the GT40/42 automatically plots the x or y values according to preset distances as values for the opposite axis are recorded.

1.5 EQUIPMENT SPECIFICATIONS

The GT40/42 Graphic Display Terminal operating requirements and physical characteristics are listed by component in the following paragraphs. Refer to Volume 2 of the *GT40 Graphic Display Terminal Maintenance Manual* for the specifications pertaining to the KD11-B Processor (PDP-11/10).

Display Processor

Instruction Word Length	16 bits
Raster Definition	10 bits
Viewable Area	x = 1024 raster unit (1777 ₈) y = 768 raster units (1377 ₈)
Paper Size	12 bits
Hardware Blink	Programmable
Hardware Intensity Levels	8
Line Frequency Synchronization	Hardware programmable
Character Font	6 X 8 dot matrix
Characters/Line	73

Number of Lines	31
Character Set	96 ASCII – upper and lower case plus 31 specials (Greek letters, math symbols, etc.) (Refer to the appendix)
Control Characters	Carriage return Line feed Backspace
Bell Tone	Programmable
Italics	Hardware programmable
Line Type	Solid Long dash Short dash Dot dash
Data formats	Character (2 char/word) Short Vector (1 word) Long Vector (2 words) Point (2 words) Relative Point (1 word) Graphplot x/y (1 word/pt)
DPU Instructions	Set Graphic Modes Jump No operation (NOP) Load Status Register A Load Status Register B
DL11 Communications Interface Operati	ing Specifications
Data Input and Output	Serial data, EIA and CCITT specifications compatible with Bell 103 and 202 Data Sets

Data Input and C	Dutput	Serial data, EIA and CCITT specifications compatible with Bell 103 and 202 Data Sets
Data Format		1 start bit 5, 6, 7, 8 data bits 1, 1.5, or 2 stop bits, odd, even or no parity.
Power Required		1.8A @ +5V 0.150A @ - 15V 0.050A @ +9 to +15V
Cable iength	EIA	All baud rates: 50 ft (15.24m)
Noise Margin	EIA	5V
Caro Mamany (ra	for also to Valuma 2	of the CT40 Craphic Display Terminal Maintenance Manual

MM11 Core Memory (refer also to Volume 2 of the GT40 Graphic Display Terminal Maintenance Manual).

Туре	Magnetic core, read/write, coincident current, random access
Organization Capacity	Planar, 3D, 3-wire

Access Time

DATI	400 ns
DATIP	400 ns
DATO, DATOB	200 ns

Cycle Time

DATI	900 ns
DATIP	450 ns
DATO, DATOB	900 ns
(PAUSE L)	
DATO, DATOB	450 ns
(PAUSE H)	

LK40 Keyboard

Number of Keystations	58 (Major board) 8 (Minor board)
Encoding Format	1968 USASCII
Number of Codes	Either 96 or 128 codes (internal switch controllable,
Output Data Format	8-bit ASCII 1 start bit 7 data bits 2 stop bits
Baud Rate	Approximately 150 baud
Output Signal	20-mA current loop
Bell	Tone generator
Controls	Enable/Disable transmit

CRT Monitor

Viewable Area	
GT40	6.75 $ imes$ 9 in. (17.145 X 22.86 cm)
GT42	8.5 X 11 in. (21.590 X 27.940 cm)
Brightness	> 30 fL (measured using a shrinking raster technique)
Contrast Ratio	> 10:1
Phosphor Type	P39 doped with IR
Pincushion	±1% of full scale to best fit line
Spot Size	< 20 mils inside the usable screen area at a brightness of 30 fL [Full Width at Half Maximum (FWHM)]

		< ±1/2 spot diameter
	Repeatability	$<\pm 1$ spot diameter (repeatability is the deviation from the nominal location of any given spot)
	Gain Change	From a fixed point on the screen, less than $\pm 0.3\%$ gain change for each $\pm 1\%$ line voltage variation
	Temperature Range	0° to 50°C (operating)
	Relative Humidity	10 to 90% (noncondensing)
	Linearity	Maximum deviation of any straight line will be $<$ 1% of the line length measured perpendicular to a best-fit straight line
	Deflection Method	Magnetic (70 $^{\circ}$ diagonal deflection angle)
	Focus Method	Electrostatic
	High Voltage	10.5 kV dc nominal (voltage proportional to input line voltage). Supply is self-contained and equipped with a bleeder resister.
	Shielding	CRT is fully enclosed in a magnetic shield.
	Overload Protection	Unit is protected against fan failure or air blockage by thermal cutouts. Power supply and amplifiers are current limited. Phosphor protection is provided against fault conditions.
Light Pe	n	
	Length	5.0 in. (12.7 cm)
	Diameter	0.45 in. (tapered to 0.35 in.) (1.143 cm) (0.889 cm)
	Light Sensing	Phototransistor
	Connector	Phono Plug
	Signal Amplification	G840 Light Pen Amplifier module in VR14 CRT Display

Power Supply

Refer to Volume 2 of the *GT40 Graphic Display Terminal Maintenance Manual* for a detailed list of power supply specifications.

Environmental

Shock, Nonoperating	DEC STD 102, 205 at 30 \pm 10 ms half-sine
Vibration, Nonoperating	DEC STD 102, Vertical 1.89 G rms 10 - 300 Hz
Operating Ambient Temperature	DEC STD 102, Class A, $60^{\circ} - 95^{\circ}F (16^{\circ} - 35^{\circ}C)$
Relative Humidity (noncondensing)	DEC STD 102, Class 2, 20 - 80%

Physical

Woight

Weight	CT40	0	T10
			(00 551)
CRT Monitor	80 lb (36.24 kg)	85 10	(38.55 kg)
Processor Cabinet	60 lb (27.18 kg)	275	b (124.74 kg)
Keyboard	6.25 lb (2.83 kg)	6.25	lb (2.83 kg)
GT40 Size			
	Height	Width	Depth
CRT Monitor	12.5 in.	19.75 in.	22.25 in.
	(31.75 cm)	(50.165 cm)	(56.515 cm)
Processor Cabinet	5.25 in.	19.75 in.	23.25 in.
	(13.335 cm)	(50.165 cm)	(59.055 cm)
Keyboard	3.0 in.	15.625 in.	6.625 in.
	(7.62 cm)	(42.227 cm)	(16.827 cm)
GT42 Size			
	Height	Width	Depth
CRT Monitor	15 in.	21.5 in.	27 in.
	(38.10 cm)	(54.61 cm)	(68.58 cm)
Processor Cabinet	50 in.	21 in.	38 in.
	(127.00 cm)	(53.34 cm)	(96.52 cm)
Keyboard	3 in.	16.625 in.	6.625 in.
	(7.62 cm)	(42.227 cm)	(16.827 cm)

2.1 GT40/GT42 START-UP PROCEDURES

The procedure used to start the GT40/GT42 Graphic Display Terminal is determined by the system configuration. A GT40/GT42 that operates æ a terminal in a larger system is started differently than a GT40/GT42 that functions as a stand-alone device. Four procedures are presented in the following paragraphs: GT40/GT42 Terminal Systems, GT42 Paper Tape Systems, GT40 Paper Tape Systems, and GT42 Bootstraps for Other Devices.

2.1.1 GT40/GT42 Terminal Systems

The following procedure is used to initiate the ROM Bootstrap from the PDP-11/10 console on the GT40/42.

- 1. Determine that the GT40/42 power cord is connected to an appropriate electrical outlet.
- 2. Turn the console key switch (Figure 1) to the POWER position.
- 3. Turn the front panel ON-OFFIBRIGHTNESS switch fully counterclockwise and then 3/4 of the way in the clockwise direction. The red power indicator light just below the switch should be on at this time.
- 4. Press the console ENABLE/HALT switch down to halt the computer.
- 5. Press the spring-loaded START switch twice; this resets the computer.
- 6. Place 166000₈ in the Switch register (SR). This is the starting address for the Bootstrap program in the Read-Only Memory (ROM) (Figure 20).
- 7. Press LOAD ADDRESS to load the address into the computer.
- 8. Return the ENABLEIHALT switch to the up-most position.
- 9. Press the START switch. The RUN indicator light should be on at this time.

- 10. Ensure that the LK40 keyboard ENABLE/DISABLE (On-Off) switch is in the ON position (Figure 6).
- 11. The GT40/42 is now ready to transmit data to and receive data from the host computer via the DL11 Asynchronous Interface module.

NOTE A detailed description of the ROM Bootstrap and the loading procedure from a host computer are contained in Paragraph **5.1.**

2.1.2 GT42 Paper Tape Systems

The following procedure is used to initiate the ROM Bootstrap from the PDP-11/10 console on the GT42.

- 1. Determine that the GT42 power cord is connected to an appropriate electrical outlet.
- 2. Turn the console key switch (Figure 2) to the POWER position.
- 3. Turn the front panel ON-OFFIBRIGHTNESS switch fully counterclockwise and then 3/4 of the way in the clockwise direction. The red power indicator light just below the switch should be on at this time.
- 4. Press the console ENABLEIHALT switch down to halt the computer.
- 5. Press the spring-loaded START switch twice; this resets the computer
- 6. Place 167400₈ in the Switch register (SR). This is the starting address for the paper tape Bootstrap program in the Read Only Memory (ROM).
- 7. Press LOAD ADDRESS to load the address into the computer.
- 8. Return the ENABLEIHALT switch to the up-most position.
- 9. Place the Absolute Loader in the specified reader with the special bootstrap leader code over the reader sensors (under the reader station).
- 10. Press START. The Absolute Loader tape will pass through the reader as data is being loaded into core.
- 11. The tape stops after the last frame of data has been read into core. The Absolute Loader is now in core. If the Absolute Loader tape does not read in immediately after depressing the START switch, perform steps 26 and 27 of Paragraph 2.1.3.

2.1.3 GT40 Paper Tape Systems

- 1. Determine that the GT40 power cord is connected to an appropriate electrical outlet.
- 2. Turn the console key switch (Figure 1) to the POWER position.
- 3. Turn the front panel ON-OFFIBRIGHTNESS switch fully counterclockwise and then 314 of the way in the clockwise direction. The red power indicator light just below the switch should be on at this time.
- 4. Press the console ENABLEIHALT switch down to halt the computer
- 5. Press the spring-loaded START switch twice; this resets the computer.
- 6. The Bootstrap Loader will now be loaded (toggled) into the highest core memory bank. The locations and corresponding instructions of the Bootstrap Loader are listed in Table 1.



The Bootstrap Loader program instructs the computer to accept and store in core memory data that is punched on paper tape in bootstrap format. The Bootstrap Loader is used to load very short paper tape programs of 162₈ 16-bit words or less (primarily the Absolute Loader and Memory Dump programs). Programs longer than this must be assembled into absolute binary format using the PAL-11A Assembler and loaded into memory using the Absolute Loader (step 19).

Location	Instruction
xx7744 xx7746 xx7750 xx7752 xx7754 xx7756 xx7760 xx7762 xx7764 xx7766 xx7766 xx7770 xx7772	016701 000026 012702 000352 005211 105711 100376 116162 000002 xx7400 005267 177756
xx7774 xx7776	000765 YYYYYY

Table 1 Bootstrap Loader Instructions

In Table 1, xx represents the highest available memory bank. For example, the first location of the loader would be 037744_8 if the system contained an 8K memory. Table 2 lists the locations for the first Bootstrap Loader instruction as determined by the memory size. All other locations, for a given memory, are prefixed with the same two digits.

Location	Memory Bank	Memory Size
017744 037744 057744 077744 117744 137744 157744	0 1 2 3 4 5 6	4K 8K 12K 16K 20K 24K 28K

Table **2** First Bootstrap Loader Instruction Locations

The contents of location xx7776 (YYYYYY in the instruction column of Table 1) should contain the device status register address of the paper tape reader to be used when loading the bootstrap formatted tapes. Either paper tape reader may be used; their respective addresses are:

Teletype Paper Tape Reader – 177560 High Speed Paper Tape Reader – 177550

- 7. Set xx7744 in the Switch register (SR) and press the LOAD ADDRess switch (xx7744 will be displayed in the address register).
- 8. Set the first instruction, 016701, in the SR and lift the DEPosit switch (016701 will be displayed in the data register).

NOTE

When **DEPositing** data into consecutive words, the DEPosit automatically increments the address register to the next word.

- 9. Set the next instruction, 000026, in the SR and lift DEPosit (000026 will be displayed in the data register).
- 10. Set the next instruction in the SR and press the DEPosit switch. Continue depositing subsequent instructions until 000765 is stored in location xx7774.
- 11. Deposit the desired device status register address in location xx7776, the last location of the Bootstrap Loader.
- 12. Good programming procedure requires the verification of data that has been stored.
- 13. Set xx7744 in the SR and press the LOAD ADDRess switch.
- 14. Press the EXAMine switch. The octal instruction in location xx7744 will be displayed so that it can be compared with the correct instruction: 016701. If the instruction is correct, proceed to step 15, otherwise go to step 17.

- 15. Press the EXAMine switch. When the switch is held depressed, the ADDRESSIDATA indicators display the memory address. On releasing the switch, the instruction at that address is displayed. Compare the indicator display with the required instruction (Table 1). (The EXAMine switch automatically increments the address register.)
- 16. Repeat step 15 until all instructions have been verified or go to step 17 whenever the correct instruction is not displayed.

NOTE

Whenever an incorrect instruction is displayed, it can be corrected by performing steps 17 and 18.

- 17. When an incorrect instruction is displayed in the ADDRESSIDATA indicators, set the correct instruction in the SR and lift the DEPosit switch.
- 18. Press and release the EXAMine switch to verify that the correct instruction has been deposited. Continue the checking (step 15) until all the instructions have been verified.
- 19. The Absolute Loader program will be loaded into core memory at this time. The Absolute Loader is a system program which, after being loaded into memory, allows the operator to load, into any core memory bank, data punched on paper tape in absolute binary format. It is used primarily to load the paper tape system software (excluding certain subprograms) and the user's object programs assembled with PAL-11A. The major features of the Absolute Loader include:

Testing of the checksum on the input tape to ensure complete, accurate loads.

- Starting the loaded program upon completion of loading without additional user action, as specified by the .END in the program just loaded.
- Specifying the load address of position independent programs at load time rather than at assembly time, by using the desired loader switch register option.

With the Bootstrap Loader in core memory, the Absolute Loader is loaded into memory starting anywhere between locations xx7500 and xx7742, i.e., 162_{10} words. The paper tape input device used is specified in location xx7776 (step 11). The Absolute Loader tape begins with about two feet of special bootstrap leader code (ASCII code 351), not blank leader tape.

- 20. Set the ENABLE/HALT switch to HALT.
- 21. Place the Absolute Loader in the specified reader with the special bootstrap leader code over the reader sensors (under the reader station).
- 22. Set the SR to xx7744 (the starting address of the Bootstrap Loader) and press LOAD ADDRess.
- 23. Set the ENABLEIHALT switch to ENABLE.
- 24. Press START. The Absolute Loader tape will pass through the reader as data is being loaded into core.
- 25. The tape stops after the last frame of data has been read into core. The Absolute Loader is now in core.

- 26. If the Absolute Loader tape does not read in immediately after depressing the START switch (step 24), it is due to one of the following causes:
 - Bootstrap Loader not correctly loaded.
 - The wrong input device was used.
 - Code 351₈ was not directly over the reader sensors.
 - The Absolute Loader tape was not properly positioned in the reader.
- 27. Any paper tape punched in absolute binary format is referred to as an absolute tape, and is loaded into memory using the Absolute Loader. When using the Absolute Loader, there are two methods of loading available: normal and relocated.

A normal load occurs when the data is loaded and placed in core according to the load addresses on the object tape. It is specified by setting bit 0 of the Switch register to zero immediately before starting the load.

There are two types of relocated loads.

- Loading to continue from where the loader left off after the previous load. This is used, for example, when the object program being loaded is contained on more than one tape. It is specified by setting the Switch register to 000001 immediately before starting the load.
- b. Loading into a specific area of core. This is normally used when loading position independent programs. A position independent program is one that can be loaded and run anywhere in available core. The program is written using the position independent instruction format. This type of load is specified by setting the Switch register to the load address and adding 1 to it, i.e., setting bit 0 to 1.

Optional Switch register settings for the three types of loads are listed in Table 3.

	Switch Register		
Type of Load	Bits 1–14	Bit 0	
Normal	(ignored)	0	
Relocated – continue loading where left off	0	1	
Relocated – load in specified area of core	nnnnn (specified address)	1	

Table 3				
Switch Register Configuration f	or	Loading		

The absolute tape is now loaded using either of the paper tape readers. The desired reader is specified in the last word of available core memory (xx7776), the input device status word, æ explained in step 6. The input device status word can be changed at any time prior to loading the absolute tape.

28. Set the ENABLE/HALT switch to HALT

To use an input device different from that used when loading the Absolute Loader, change the address of the device status word (in location xx7776) to reflect the desired device, i.e., 177560 for the Teletype[®] reader or 177550 for the high speed reader.

- 29. Set the SR to xx7500 and press LOAD ADDR.
- 30. Set the SR to reflect the desired type of load.
- 31. Place the absolute tape in the proper reader with blank leader tape directly over the reader sensors.
- 32. Set ENABLE/HALT to ENABLE.
- 33. Press START. The absolute tape will begin passing through the reader station æ data is being loaded into core.
- 34. The Absolute Loader was not correctly stored in memory if the absolute tape does not begin passing through the reader station. If this occurs, reload the loader (steps 20–25) and then the absolute tape (starting at step 28).

If the absolute tape halts in the middle of the tape, a checksum error occurred in the last block of data read. Normally, the absolute tape will stop passing through the reader station when it encounters the transfer address æ generated by the .END statement, denoting the end of a program. If the system halts after loading, check that the low byte of the data register is zero. If so, the tape is correctly loaded. If not zero, a checksum error has occurred in the block of data just loaded, indicating that some data was not correctly loaded. Thus, the tape should be reloaded starting at step 1.

When loading a continuous relocated load, subsequent blocks of data are loaded by placing the next tape in the appropriate reader and pressing the CONTinue switch.

35. The Absolute Loader may be restarted at any time by starting at step 1.

2.1.4 GT42 Bootstraps For Other Devices

The GT42 contains bootstrap programs for the following devices:

Device	Starting Address (Octal)
TA11 Cassette	167500
RF11 Fixed Head Disk	167600
RC11 Fixed Head Disk	167720
RK11 Disk Cartridge	167610
RP11 Disk Pack	167654
TC11 DECtape	167620
TM11 Magnetic Tape	167636

The following procedure is used to initiate one of the above devices from the PDP-11/10 console of the GT42.

- 1. Determine that the GT42 power cord is connected to an appropriate electrical outlet.
- 2. Turn the console key switch to the POWER position.
- 3. Press the console ENABLE/HALT switch down to halt the computer.

[®]Teletype is a registered trademark of Teletype Corporation.

- 4. Press the spring-loaded START switch twice; this resets the computer
- 5. Place the address of the device to be started into the Switch register. The device starting addresses are listed above.
- 6. Press the LOAD ADDRESS switch to load the address into the computer.
- 7. Return the ENABLE/HALT switch to the up-most position.
- 8. Press the START switch.

2.1.5 GT42 Graphics Test

The GT42 contains a short program which tests the fundamental graphic capabilities of the display processor. The program, which starts at octal address 167204, displays several lines and points on the CRT.

2.2 GT40/42 FAILURE PROCEDURES

The following procedures should be followed in the event the GT40/42 fails to operate properly. If, after performing these checks, equipment operation is still unsatisfactory, the user should notify the DEC Field Service Office of the problem.

If the GT40/42 is completely inoperative:

- 1. Check the circuit breaker on the rear panel of the GT40 (Figure 4) or in the cabinet of the GT42. Press the button to reset the circuit breaker.
- 2. Check the power cord to the wall receptacle. It should be properly seated.
- 3. Determine that the required power (115 or 230 Vac) is present at the wall receptacle.

If the display scope fails to turn on:

- 1. Check the keyboard cable connector on the GT40/42 rear panel for proper seating.
- 2. Check the power plugs on the rear panel and the power control box for proper seating.
- 3. Determine that the front panel ON-OFFIBRIGHTNESS switch is in the ON position (clockwise).
- 4. Check the following fuses on the rear panel and the power control box:
 - 5A SB (115 V system) (or 3A SB for 230 V systems)
 - 10A (115 V systems) (or 5A for 230 V systems)

If the keyboard is incapable of transmitting data:

- 1. Check the ON/OFF switch on the rear of the keyboard (Figure 6). Place it in the ON position.
- 2. Check the cable connectors on the GT40/42 rear panel (particularly the keyboard cable) for proper seating.

3.1 GT40/42 INTERFACES

Transferral of information between GT40/42 components and devices external to the basic system requires a means for connecting or interfacing an extended system. The interface can be considered to be the physical boundary between the GT40/42 and attached units; it provides the communication link between the display terminal and associated devices such æ a host computer or additional memory units.

3.2 PARALLEL PORT

The GT40/42 possesses two interfaces. One, called the *parallel port*, uses conventional Unibus signals and connections to transfer data in parallel format. The other interface is employed in the transfer of asynchronous data, in a serial format, over a longer communications line. The two interfaces and their relation to the GT40/42 are shown in Figure 7.

The parallel port is used typically to interface local high speed peripheral devices such a additional core memory, disk storage units, etc. The parallel port is basically an extension of the PDP-11 family Unibus.



Figure 7 Unibus Interface Block Diagram

3.2.1 Unibus Structure

The Unibus is a single common path that connects the processor, memory, and all peripherals. Addresses, data, and control information are transmitted along the 56 lines of the bus. All 56 signals and their functions are listed in Table 4.

Every device on the Unibus employs the same form of communication; thus, the processor uses the same set of signals to communicate with memory and with peripheral devices. Peripheral devices also communicate with the processor, memory, or other peripheral devices via the same set of signals.

All instructions applied to data in memory can be applied equally well to data in peripheral device registers, enabling peripheral device registers to be manipulated by the processor with the same flexibility as memory. This feature is especially powerful, considering the capability of PDP-11 instructions to process data in any memory location as though it were an accumulator.

Name	Mnemonic	Source	Destination	Timing	Function
Data Transfer Sign (For transfer of da	als ata to or from m	aster)			
Address	A(17:00)	Master	AII	MSYN	Selects slave device
Data	D(15:00)	Master Slave	Slave Master	MSYN (DATO, DATOB) SSYN (DATI, DATIP)	
Control	C(1:0)	Master	Slave	MSYN	Selects transfer operation
Master Sync	MSYN	Master	Slave	Beginning of transfer	Initiates operation and gates A, C, and D signals
Slave Sync	SSYN	Slave	Master	Data accepted (DATO, DATOB) Data Available (DATI, DATIP)	Response to MSYN
Parity Bit Low	PA	Master	Slave	Same æ Data	Transmits parity bit, low byte
Parity Bit High	РВ	Master	Slave	Same æ Data	Transmits parity bit, high byte
Priority Transfer S (For transfer of b	l Signals us control to a p	priority-select	ed master)		
Non-Processor Request	NPR	Any	Processor	Asynchronous	Highest priority bus reques
Bus Request	BR(7:4)	Any	Processor	Asynchronous	Requests bus mastership
Non-Processor Grant	I NPG	Processor	Next master	In parallel with data transfer	Transfers bus control
Bus Grant	BG(7:4)	Processor	Next master	After instruction	Transfers bus control
Selection Acknowledge	SACK	Next Master	Processor	Response to NPG or BG	Acknowledges grant & inhibits further grants
Bus Busy	BBSY	Master	All	except during transfer of control	I Asserts bus mastership

Table **4** Unibus Signals

Name	Mnemonic	Source	Destination	Timing	Function
Interrupt	INTR	Master	Processor	After asserting BBSY (not after NPR), device may perform several transfers before asserting INTR.	Transfers bus control to handling routine in processor
Miscellaneous	ı Signals				
Initialize	INIT	Processor	AII	Asynchronous	Clear and reset signal
AC Low	AC LO	Power	All	Asynchronous	Indicates impending power failure
DC Low	DC LO				Indicates dc voltages out of tolerance, and system operation must be sus- pended.

Table 4 **(Cont)** Unibus Signals

NOTE Signals on the Unibus are asserted when low (except for the unidirectional bus grant lines).

3.2.1.1 Bidirectional Lines – Most Unibus lines are bidirectional, allowing input lines to also be driven as output lines. This is significant in that a peripheral device register can be either read or used for transfer operations. Thus, the same register can be used for both input and output functions.

3.2.1.2 Master/Slave Relationship – Communication between two devices on the bus is based on a master/slave relationship. During any bus operation, one device, referred to as the bus master, has control of the bus when communicating with another device, the slave. A typical example of this relationship is the processor (master) transferring data to memory (slave). Master/slave relationships are dynamic. The processor, for example, passes bus control to a disk; the disk, as master, then communicates with a slave memory.

The Unibus is used by the processor and all I/O devices; thus, a priority structure determines which device gains control of the bus. Consequently, every device on the Unibus capable of becoming bus master has an assigned priority. When two devices capable of becoming bus master have identical priority values and simultaneously request use of the bus, the device that is electrically closest to the bus receives control.

3.2.1.3 Interlocked Communication – Communication on the Unibus is interlocked between devices. Each control signal issued by the master device must be acknowledged by a response from the slave to complete the transfer. Consequently, communication is independent of the physical bus length and the response time of the master and slave devices. The maximum transfer rate on the Unibus, with optimum device design, is one 16-bit word every 400 ns or 2.5 million 16-bit words per second.

3.2.2 Peripheral Device Organization and Control

Peripheral device registers are assigned addresses similar to memory; thus, all PDP-11 instructions that address memory locations can become I/O instructions, enabling data registers in peripheral devices to take advantage of all the arithmetic power of the processor.

The PDP-11 controls devices differently than most computer systems. Control functions are assigned to a register address, and then the individual bits within that register can cause control operations to occur. For example, the command to make the paper tape reader read a frame of tape is provided by setting a bit (the reader enable bit) in the control register of the device. Instructions such as MOV and BIS may be used for this purpose. Status conditions are also handled by the assignment of bits within this register, and the status is checked with TST, BIT, and CMP instructions.

3.2.3 Unibus Control Arbitration

The Unibus is capable of performing two basic and parallel tasks in order to allow transfers by multiple peripherals at maximum speed. The first is the actual transfer of data between the current bus master and its addressed slave. The second is the selection of the next bus master, the peripheral which will be allowed to assert control æ soon æ the bus becomes free. It is important to note that the granting of future mastership is in no way influenced by either the current master or its method of obtaining the bus. It is this fact which allows these functions to be performed in parallel and allows transfers on the bus at a maximum rate.

3.2.3.1 Priority Transfer Requests – To gain mastership of the Unibus, a peripheral must first make a request to the processor for the bus and then wait for its selection. The processor contains the logic necessary to arbitrate these requests because normally there are several requests pending at any given time.

There are two classes of requests: bus requests and non-processor requests. A bus request (BR) is simply a request by a peripheral to obtain control of the Unibus with the understanding by the processor that the peripheral may end its use of the bus with a processor interrupt. An interrupt is a command to the processor to begin executing a new routine pointed to by a location selected by a device. A non-processor request (NPR) is similarly a request for the bus, but with the exception that it may not interrupt the processor. Since the granting of an NPR cannot affect the execution of the processor, it can occur during or between instructions. BRs, however, by possibly causing execution to be diverted to a totally new routine, can only be granted between instructions. In this way, NPRs are assigned priority over any BR.

Between bus requests, there are four levels of priority created by four separate request lines. They are assigned priority levels 4 through 7; BR4 is the lowest and BR7 is the highest. These levels are associated with the program controlled priority level of the processor, controlled by bits 7, 6, and 5 of the processor status register. Only BRs on a priority level higher than the level of the processor are eligible for receiving a bus grant. Thus, during high priority program tasks, all or selected Unibus requests (hence interrupts) can be inhibited by raising the level of the processor priority.

Another form of priority arbitration occurs through the system configuration. When the processor grants a request, the grant travels along the bus until it reaches the first requesting device which terminates the grant. Therefore, along the same grant line, the device electrically nearest the processor has the highest priority. Also note that in the KD11-B, the internal line clock is logically the last device on BR6, and the keyboard or Teletype interface is logically the last device on BR6.

The GT40/42 relationship to this priority scheme is indicated in Table 5.

After a requesting device receives a bus grant it asserts its selection as next bus master until the bus is free, thus inhibiting other requests from being granted. When the bus becomes free, the selected device asserts control of the bus and relinquishes its selection as next bus master so that the priority arbitration among pending requests may continue.

GT40/42 Component	Priority Level	Relative Physical Position from the CPU			
DL11 Asynchronous Interface	BR5	2			
Display Processor	BR4	1			
Unibus Output Slot (Parallel Port)	_	3			

Table **5** GT40/42 Priority

NOTE: The MM11 memory is not shown as an active device because it always functions as a slave, never asserting a bus request itself.

3.2.3.2 Processor interrupts – After gaining control of the bus through a BR, a device can perform one or more transfers on the bus and/or request a processor interrupt. This is typically requested after a device has completed a given task, e.g., typing a character or completing a block data transfer through NPRs. If a peripheral wishes to interrupt the processor, it must assert the interrupt after gaining control of the bus but before relinquishing its selection æ next bus master. Thus the processor knows that it may not fetch the next instruction, but must wait for the interrupt to be completed. Along with asserting the interrupt, the device asserts the unique memory address, known æ the interrupt vector address, containing the starting address of the device service routine. Address vector +2 contains the new processor status word (PSW) to be used by the processor when beginning the service routine. After recognizing the interrupt, the processor reads the vector address and saves it in an internal register. It then pushes the current PSW and program counter onto the stack and loads the new program counter (PC) and PSW from the vector address specified. The service routine is then executed.

NOTE

These operations are performed automatically and no device polling is required to determine which routine to execute.

The device service routine can cause the processor to resume the interrupted process by executing the return from interrupt (RTI) instruction which pops the top two words from the processor stack and transfers them back to the PC and PS registers.

3.2.3.3 **Data** Transfers – After asserting control of the Unibus, the device does not release control until it has completed either one or more data transfers or an interrupt. Typically, only one transfer is completed each time the device gains control of the bus because few single devices can give or receive information at the maximum Unibus rate. Holding the bus for multiple transfers inhibits other devices from using the bus.

A transfer is initiated by the master device asserting a slave address and control signals on the bus and a master or address validity signal. The appropriate slave recognizes the valid address, reads or writes the data, and responds with a transfer complete signal. The master recognizes the transfer complete, sends or accepts data, and drops the address validating signal. It can then assert a new address and repeat the process or release control of the bus completely.

The importance of this type of structure is that it enables direct device-to-device transfers without any interaction from the central processor. An NPR device, such as the high speed CRT display, can gain fast access to the bus and transfer data at high rates while refreshing itself from memory without slowing down the processor.

For a more detailed description of the Unibus and its function, refer to the *GT40 Graphic Display Terminal* Maintenance Manual, Volume 2 or to the *PDP-1* Peripherals Handbook.

3.3 SERIAL PORT

The serial port is the primary means of interfacing the GT40/42 with a host or remote computer. Access to this port is through the DL11 Asynchronous Interface module and the 25-ft BC05-C-25 cable which terminates in a 25-pin, RS232-defined connector at a data set modem (Figure 3 and Table 6).

CINCH Connector Pin No. (to modem)	Signal
1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24	Ground Transmitted Data Received Data Request to Send Clear to Send Data Set Ready Ground Carrier + Power - Power 202 Secondary Transmit 202 Secondary Receive Secondary Clear to Send EIA Secondary Transmit Serial Clock Transmit EIA Secondary Receive Serial Clock Receive Unassigned Secondary Request to Send Data Terminal Ready Signal Quality Ring Signal Rate External Clock
25	FUICE DUSY

Table 6 BC05-C-25 Cable Output Connections

3.4 DL11 PROGRAMMING

All software control of the DL11 Asynchronous Line Interface is performed by means of four device registers. These registers have been assigned bus addresses and can be read or loaded (with the exceptions noted) using any PDP-11 instruction referring to their addresses. Address assignments can be changed by altering jumpers on the address selection logic to correspond to any address within the range of 174000 to 177777. However, register addresses for the DL11 in the GT40/42 fall within the range of 175610 to 175616.

The four device registers and associated DL11 addresses are listed in Table 7.

.	-	
Register	Mnemonic	Address
Receiver Status Register Receiver Buffer Register Transmitter Status Register Transmitter Buffer Register	RCSR RBUF XCSR XBUF	175610 175612 175614 175616

Table 7
Standard DL11 Register Assignments for the GT40/42

Figures 8 through 11 show the bit assignments for the four device registers. The unused and load-only bits are always read as 0s. Loading unused or read-only bits has no effect on the bit position. The mnemonic INIT refers to the initialization signal issued by the processor. Initialization is caused by one of the following: issuing a programmed RESET instruction; depressing the START switch on the processor console; or the occurrence of a power-up or power-down condition of the processor power supply.

In the following descriptions, *transmitter* refers to those registers and bits involved in accepting a parallel character from the Unibus for serial transmission to the external device; *receiver* refers to those registers and bits involved with receiving serial information from the external device for parallel transfer to the Unibus.

15	14	13	12	11	10	7	6	5	3	2	1	0
DSET INT	RING	CLR SEND	CARR DET	R C V R A C T	SEC REC	BSXE	RCVR INT ENB	DSET ENB	SEC XMIT	REQ TO SEND	DATA TERM RDY	RDR ENB *

RCSR = 175610 * Not used for data operations.

Figure 8 Receiver Status Register (RCSR) - Bit Assignments

3.4.1 Receiver Status Register

Bit	Name	Meaning and Operation
15	DATASET INT (Dataset Interrupt)	This bit initiates an interrupt sequence provided the DATASET INT ENB bit (05) is also set.
		This bit is set whenever CAR DET, RCVR ACT, or SEC REC changes state, i.e., on a 0 to 1 or 1 to 0 transition of any one of these bits. It is also set when RING changes

from 0 to 1.

Cleared by INIT or by reading the RCSR. Because reading the register clears the bit, it is, in effect, a "read-once" bit.

When set, indicates that a RINGING signal is being received 14 RING from the dataset. Note that the RINGING signal is not a level but an EIA control signal with the cycle time as shown below: 2 sec 2 sec 2 sec 4 sec 4 sec Read-only bit 13 CLR TO SEND The state of this bit is dependent on the state of the CLEAR TO SEND signal from the dataset. When set, this (Clear to Send) bit indicates an ON condition; when clear, it indicates an OFF condition. Read-only bit. 12 CAR DET This bit is set when the data carrier is received. When clear, it indicates either the end of the current transmission (Carrier Detect) activity or an error condition. Read-only bit. RCVR ACT 11 When set, this bit indicates that the DL11 interface receiver (Receiver Active) is active. The bit is set at the center of the START bit which is the beginning of the input serial data from the device and is cleared by the leading edge of RCVR DONE. Read-only bit; cleared by INIT or by RCVR DONE (bit 07). 10 SEC REC This bit provides a receive capability for the reverse channel (Secondary Receive of a remote station. A space (+6V) is read as a 1. (A or Supervisory transmit capability is provided by bit 03.) Received Data) Read-only bit; cleared by INIT. 9-8 Unused Not applicable. RCVR DONE 07 This bit is set when an entire character has been received (Receiver Done) and is ready for transfer to the Unibus. When set, initiates an interrupt sequence provided RCVR INT ENB (bit 06) is also set. Cleared whenever the receiver buffer (RBUF) is addressed or whenever RDR ENB (bit 00) is set. Also cleared by INIT.

Read-only bit.

В	it		N	lame			Meaning and Operation
06		RCVR INT ENB (Receiver				When set, all DONE (bit (lows an interrupt sequence to start when RCVR 07) sets.
		Int	errupt	Enab	ole)	Readlwrite b	pit; cleared by INIT.
05		DATASET INT ENB (Dataset Interrupt Enable)				When set, DATASET I	allows an interrupt sequence to start when NT (bit 15) sets.
					,	Readlwrite	bit; cleared by INIT.
04	ŀ	Un	used			Not applical	ble.
03	3	SEC XMIT (Secondary Transmit or Supervisory Transmitted Data)			ansmit /)ata)	This bit pro of a remote receive capa	vides a transmit capability for a reverse channel station. When set, transmits a space (+6V). (A ability is provided by bit 10.)
			ransmitted Data)		ulu)	Readlwrite	bit; cleared by INIT.
02	2	RI (R	EQ TO eques) SEN it to Se	D end)	A control transmission FORCE BU	lead to the dataset which is required to n. A jumper ties this bit to REQ TO SEND or SY in the dataset.
						Readlwrite	bit; cleared by INIT
01 DTR (Data Terminal Ready)		dy)	A control When set, p disconnects	lead for the dataset communication channel. permits connection to the channel. When clear, the interface from the channel.			
						Readlwrite cleared by I	bit; must be cleared by the program, is not NIT.
						NOTE	
			-	The st	tate of this	bitisnotdefi	ned after power-up.
00		RDR ENB (Reader Enable)				When set, t Teletype ur	this bit advances the paper-tape reader in ASR nits and clears the RCVR DONE bit (bit 07).
						This bit is the beginni Also cleared	cleared at the middle of a START bit which is ing of the serial input from an external device d by INIT.
						Write-only	bit.
						Not used in	a dataset configurations.
	15	14	13	12			7 0
	ERR	OVER RUN	FRAM ERR	PAR ERR			RECEIVED DATA

Figure 9 Receiver Buffer Register (RBUF) - Bit Assignments

RBVF = 175612

3.4.2 Receiver Buffer Register

Bit	Name	Meaning and Operation
15	ERROR (Error)	Used to indicate that an error condition is present. This bit is the logical OR of OR ERR, FR ERR, and P ERR (bits 14, 13, and 12, respectively). Whenever one of these bits is set, it causes ERROR to set. This bit is not connected to the interrupt logic.
		Read-only bit; cleared by removing the error-producing condition.
		NOTE
	Error indications r received, at which not necessarily clea	remain present until the next character is time the error bits are updated. INIT does r the error bits.
14	OR ERR (Overrun Error)	When set, indicates that reading of the previously received character was not completed (RCVR DONE not cleared) prior to receiving a new character.
		Read-only bit; cleared in the same manner as ERROR (bit 15).
13	FR ERR (Framing Error)	When set, indicates that the character that was read had no valid STOP bit.
		Read-only bit; cleared in the same manner as ERROR (bit 15).
12	P ERR (Parity Error)	When set, indicates that the parity received does not agree with the expected parity. This bit is always 0 if no parity is selected.
		Read-only bit; cleared in the same manner as ERROR (bit 15).
11-08	Unused	Not applicable
07-00	RECEIVED DATA BI T S	Holds the character just read. If less than eight bits are selected, then the buffer is right-justified into the least significant bit positions. In this case, the higher unused bit or bits read as 0s.
		Read-only bits; not cleared by INIT
		7 6 2 0
		XMIT RDY ENB

XCSR = 175614

Figure 10 Transmitter Status Register (XCSR) - Bit Assignments

3.4.3 Transmitter Status Register

Bit	Name	Meaning and Operation
15-08	Unused	Not applicable.
07	XMIT RDY (Transmitter Ready)	This bit is set when the transmitter buffer (XBUF) can accept another character. When set, it initiates an interrupt sequence provided XMIT INT ENB (bit 06) is also set.
		Read-only bit. Set by INIT. Cleared by loading the transmitter buffer.
06	XMIT INT ENB (Transmitter Interrupt Enable)	When set, allows an interrupt sequence to start when XMIT RDY (bit 07) sets.
05-03	Unused	Not applicable.
02	MAINT (Maintenance)	Used for maintenance function. When set, disables the serial line input to the receiver and connects the transmitter output to the receiver input which disconnects the external device input. It also forces the receiver to run at transmitter speed.
		Read/write bit; cleared by INIT.
01	Unused	Not applicable.
00	BREAK	When set, transmits a continuous space to the external device.
		Read/write bit; cleared by INIT.

	TR ANSMITT ED DATA
XMUF = 175616	00.0400

CP- 0408

Figure 11 Transmitter Buffer Register (XBUF) - Bit Assignments

3.4.4 Transmitter Buffer Register

Bit	Name	Meaning and Operation
15–08	Unused	Not applicable.
07-00	TRANSMITTER DATA BUFFER	Holds the character to be transferred to the external device. If less than eight bits are used, the character must be loaded so that it is right-justified into the least significant bits.

Write-only bits.

3.4.5 Interrupts

The DL11 interface uses BR interrupts to gain control of the bus to perform a vectored interrupt, thereby causing a branch to a handling routine. The DL11 has two interrupt channels: one for the receiver section and one for the transmitter section. These two channels operate independently; however, if simultaneous interrupt requests occur, the receiver has priority. The receiver section is capable of handling multiple source interrupts.

A transmitter interrupt can occur only if the interrupt enable bit (XMIT INT ENB) in the transmitter status register is set. With XMIT INT ENB set, setting the transmitter ready (XMIT RDY) bit initiates an interrupt request. When XMIT RDY is set, it indicates that the transmitter buffer is empty and ready to accept another character from the bus for transfer to the external device.

A receiver data interrupt can occur only if the interrupt enable (RCVR INT ENB) bit in the receiver status register is set. With RCVR INT ENB set, setting the receiver done (RCVR DONE) bit initiates an interrupt request. When RCVR DONE is set, it indicates that an entire character has been received and is ready for transfer to the bus. The additional interrupt request sources for the DL11 option are discussed in the following paragraphs.

The receiver portion of the DL11 in the GT40/42 dataset configuration can service multiple source interrupts. One of the receiver interrupt circuits is activated by RCVR INT ENB and RCVR DONE. The additional interrupt circuit can cause an interrupt only if the dataset interrupt enable bit (bit 05, DATASET INT ENB) in the receiver status register is set. With DATASET INT ENB set, setting the DATASET INT bit initiates an interrupt request. The DATASET INT bit can be set by one of four other bits: CAR DET, CLR TO SEND, SEC REC, or RING.

When servicing an interrupt for one condition, if a second interrupt condition develops, a unique second interrupt, æ well as all subsequent interrupts, may not occur. To prevent this, either all possible interrupt conditions should be checked after servicing one condition or both interrupt enable bits (bits 05 and 06) should be cleared upon entry to the service routine for vector XXO and then set again at the end of service.

The interrupt priority level is 5 with the receiver having a slightly higher priority than the transmitter in all cases. Note that the priority level can be changed with a priority plug.

Any DEC programs or other software referring to the standard BR level or vector addresses must also be changed if the priority plug or vector address is changed.

3.4.6 Timing Considerations

When programming the DL11 Asynchronous Line Interface, it is important to consider timing of certain functions in order to use the system in the most efficient manner. Timing considerations for the receiver transmitter, and break generation logic are discussed in the following paragraphs.

3.4.6.1 Receiver – The RCVR DONE flag (bit 07 in the RCSR) sets when the Universal Asynchronous Receiver/Transmitter (UART) has assembled a full character. This occurs at the middle of the first STOP bit. Because the UART is double buffered, data remains valid until the next character is received and assembled. This permits one full character time for servicing the RCVR DONE flag.

3.4.6.2 Transmitter – The transmitter section of the UART is also double buffered. The XMIT RDY flag (bit 07 in the XCSR) is set after initialization. When the buffer (XBUF) is loaded with the first character from the bus, the flag clears but then sets again within a fraction of a bit time. A second character can then be loaded, which clears the flag again. The flag then remains cleared for nearly one full character time.

3.4.6.3 Break Generation Logic – When the BREAK bit (bit 00 in the XCSR) is set, it causes transmission of a continuous space. Because the XMIT RDY flag continues to function normally, the duration of a break can be timed by the pseudo-transmission of a number of characters. However, because the transmitter section of the UART is double buffered, a null character (all 0s) should precede transmission of the break to ensure that the previous character clears the line. In a similar manner, the final pseudo-transmitted character in the break should be null.
3.4.7 Program Notes

The following notes pertain to programming the DL11 interface and contain information that may be useful to the programmer. More detailed programming information is given in the *Paper Tape Software Programming Handbook*, DEC-11-GGPC-D and in the individual program listings.

- a. Character Format The character format for the DL11 consists of a START bit, five to eight DATA bits, 1, 1.5, or 2 STOP bits and the option of PARITY (odd or even) or no parity. This is illustrated in Figure 12. Note that when less than eight DATA bits are used, the character must be right-justified to the least significant bit. The character format pertains to both the receiver and the transmitter.
- b. Maintenance Mode The maintenance mode is selected by setting the MAINT bit (bit 02) in the XCSR. In this mode, the interface disables the normal input to the receiver and replaces it with the output of the transmitter. The programmer can then load various bits into the transmitter and read them back from the receiver to verify proper operation of the DL11 logic circuits.



Figure 12 Serial Character Format

3.4.8 Program Example

Figure 13 is an example of a typical program that can be used as an echo program for a Type 103 dataset. When a remote terminal dials in, this program answers the call and provides a character-by-character echo. Characters are also copied onto the console device.

4.1 PROGRAMMING THE GT40/42

4.2 PROGRAMMING CONCEPT

The user should view the GT40/42 Graphic Display Terminal æ two separate, programmed processors: a PDP-11/10 computer (CPU) and a special display processor (DPU). The PDP-11/10 is programmed to initiate the display, and is then free to execute its own program. All instructions available on the PDP-11/10 are executable in the GT40/42. Figure 14 shows the relationship of the GT40/42 components to the Unibus (the inset illustrates specific GT40/42 data flow via the Unibus).

The DPU communicates directly with the MM11 memory by way of non-processor requests (NPR), i.e., DMA requests. The PDP-11/10, connected in parallel, also uses the MM11 memory for executing its own PDP-11 code. The DPU executes display instructions stored in semi-contiguous memory locations called display lists. A memory layout example is shown in Figure 15. The Display Program Counter (DPC) in the DPU is addressed by the CPU, via the Unibus, and the data MOVed to the DPC becomes the starting address of the display list. All addresses placed on the Unibus are even numbers, i.e., word addresses.

	000200				,≆200		
000200	000167	001616		STARTI	JMP.	BEGIN	JUMP TO BEGINNING OF PROGRAM
				ISYMBOL	DEFINIT	IONS	
	040000			RING	747070		BIT 14 OF RESR. RING
	020000			675.	020000		BTT 13 OF PESP. CLEAR TO SEND
	777278			PDONE =	000200		RIT AT OF RESP. RECEIVER BONE
	200202			DTD-	3000032		(DIT OF ROOM, RECEIVER DONE (DIT OF OF ROOM, RECEIVER DONE
	900200			XROY	000200		BIT 07 OF XCSR, TRANSMITTER READY
	702070				.=2000		
002000	175610			RCSRI	175610		ICSR OF RECEIVER
002002	175612			RBUFI	175612		BUF OF RECEIVER
002004	175614			XCSRI	175614		CSR OF TRANSMITTER
002006	175616			XBUFI	175616		IBUF OF TRANSMITTER
002010	177564			CXCSR:	177564		ICSR OF CONSOLE TRANSMITTER
002012	177566			CXBUFI	177566		BUE OF CONSOLE TRANSMITTER
002014	000000			BUFFERI	Ø		THOLDS CHARACTER RECEIVED
002016	000000			DELAYI	а		THOLDS DELAY COUNT. HIGH ORDER
002020	200000				7		HOLDS DELAY COUNT, LOW ORDER
				IBEGINN	ING OF E	CHO PROGRAM	
002022	005077	177752		BEGINI	CLR	ORCSR	ISTART BY INITIALIZING ALL BITS TO ZERO
002026	732777	<i>740000</i>	177744	L00P1;	817	#RING,@RCSR	CHECK FOR INCOMING CALL
002034	001774				BEQ	LOOP1	BRANCH IF PHONE IS NOT RINGING
202036	052777	ØØØØØ2	177734		815	DTR, ORCSR	PHONE IS RINGING, SO ANSWER WITH DTR
002044	012767	000005	177744		MOV	#5, DELAY	ISET UP COUNT FOR OELAV
002052	032777	720000	177720	L00P2;	BIT	#CTS, eRCSR	ICHECK FOR CLEAR TO SEND
002060	001007				BNE	L00P3	IBRANCH IF ON
002062	162767	000001	177730		SUB	#1.DELAY+2	CHECK DELAY
002070	205667	177722			SBC	DELAY	IDECREMENT A TWO-WORD INTEGER
002074	001752				BEQ	BEGIN	BRANCH IF WE HAVE WAITED TOO LONG
002076	200765				BŘ	LOOP2	BRANCH AND CONTINUE TO WAIT FOR CTS
002100	032777	a20000	177672	L00P3;	BIT	#CTS, PRCSR	IS CHANNEL STILL ESTABLISHED?
002196	001745				BFQ	BEGIN	BRANCH LE CIS NOT PRESENT
002110	032777	000200	177662		BIT	#RDONE @RCSR	CHECK FOR RECEIVED CHARACTER
002116	001770				BEQ	10093	BRANCH IF NO CHARACTER RECEIVED
002120	017767	177656	177666		MOV	ORBUF, BUFFER	READ RECEIVED CHARACTER INTO PUFFER
002126	932777	ØØØ2ØØ	177650	L00P4:	BIT	#XRDY, @XCSR	ICHECK FOR TRANSMITTER READY
002134	001774				BEQ	LOOP4	BRANCH IF NOT READY
002136	016777	177652	177642		MOV	BUFFER, eXBUF	TRANSMIT CHARACTER TO REMOTE TERMINAL
002144	932777	000200	177636	L00P5:	817	#XRDY, @CXCSR	CHECK FOR CONSOLE TRANSMITTER REABY
002152	001774				BEQ	L00P5	BRANCH IF NOT READY
002154	016777	177634	177630		MOV	BUFFER, OCXAUF	TRANSMIT CHARACTER TO CONSOLE
002162	000746	-, -, -, -, -, -, -, -, -, -, -, -, -, -	2		BR	LOOPS	IBRANCH AND WAIT FOR NEXT CHARACTER
							······································

Figure 13 Program Example



CP-0654

Figure 14 GT40/42 Data Paths



Figure 15 Memory Layout Example

4.3 IMPORTANT REGISTERS (all addresses are in octal)

Display Addresses:

Display Program Counter (DPC) = 172000 (Read/Write) Resume Address (RA) = 172000 (Write)

(To resume a display, for example after a light pen hit, bit 0 (LSB) = 1 should be MOVed to the RA, i.e., MOV #1, RA.)

Display Status Register = 172002 (Read/Write)

Contents (Read):		
Stop Flag	Bit	(15) (MSB)
Mode		(14:11)
Intensity		(10:8)
Light Pen Flag		(7)
Shift Out		(6)
Edge Indicator		(5)
Italics		(4)
Blink		(3)
Spare (Not Used)		(2)
Line		(1:0)

(If an attempt is made to write to address 172002, the effect is to ring the BELL in the GT40/42, e.g., MOV #2, 172002.)

X Status Register = 172004 (Read only)

Contents:		
X Position	Bits	(9:0)
Graphplot Increment		(15:10)

Y Status Register = 172006 (Read only)

Contents:		
Y Position	Bits	(9:0)
Character Register		(15:10)

(Note: When in the SHIFTED OUT character mode, and an illegal code ($040 \rightarrow 137_8$) is fetched, the program is interrupted. The Character Register can then be read to find the dispatch to a user routine that is used to draw some special character.)

Display Interrupt Vector Addresses:

Stop Interrupt = 3201322 Light Pen Interrupt = 3241326 Time Out and Shift Out Interrupt = 3301332 (All display interrupts are requested at level BR4.)

DL11 Communications Interface Addresses:

Receive Status Register (RCSR) = 175610 Receive Buffer (RBUF) = 175612 Transmitter Status Register (XCSR) = 175614 Transmitter Buffer (XBUF) = 175616 (Additional DL11 programming information is included in Paragraph 3.1.)

DL11 Interrupt Vector Addresses:

Receiver Interrupt = 3001302 Transmitter Interrupt = 3041306 (DL11 interrupts are requested on level BR5.)

Miscellaneous Addresses:

CPU General Register		R0 = 177700
(only console addressab	le)	R7 = 177707
CPU Console Switches	SWR = ²	177570

(console and CPU addressable)

CPU Status PS = 177776 (console and CPU addressable)

Keyboard Command and Status (KCSR) = 177560

Keyboard Data Buffer (KDBR) = 177562

Keyboard Interrupt Vector = 60162

Line Frequency Clock (KW11-L) = 177546

ROM Bootstrap Memory = 166000 (Starting Address)

4.4 PDP-11 INSTRUCTION SET

A detailed description of the PDP-11 instruction set can be found in *GT40 Graphic Display Terminal, Volume 2* (DEC-11-HGTMA-A-D). This manual assumes the reader is familiar with the instruction set and general operation of the PDP-11/10.

4.5 GT40/42 DISPLAY PROCESSOR INSTRUCTION SET

The display processor instruction set consists of five basic instructions: Set Graphic Mode, Jump, No-op, Load Status Register A, and Load Status Register B. Figure 16 shows the breakdown, by bit position, of each instruction. Figure 17 provides similar information for the data words that accompany the instructions.

NOTE

The user should not insert I-bits into those positions indicated as spare or unused.

4.6 **PROGRAMMING EXAMPLES**

The following programming examples are meant to provide the user with a basic introduction to GT40/42 programming technique. They have been kept brief in order that the points being illustrated not be lost as would be the case if larger, operational program examples were used.

Table 8 is a list of suggested mnemonics for GT40/42 operation.

4.6.1 Initializing the Display Processor

To start the DPU, the CPU executes a short program that loads the Display (processor) Program Counter (DPC) with the starting address (SA) of the display file. The Stack Pointer must also be initialized to an address above 400_8 to prevent a stack overflow if an interrupt occurs.

The following program performs these two operations.

Address	Instruction/Data	Mnemonic	Comment
1000	012706	MOV #500, R6	Initialize the
1002	500		stack pointer
1004	012737	MOV #SA, @ #DPC	Load the DPC
1006	2000		with SA = 2000
1010	172000		
1012	00001	WAIT	Wait (or other
			PDP-11 code)



POINT DATA MODE-Mode 0011







Figure 17 Data Word Formats (Sheet 2 of 2)

	Mnemonic =	Function		
Group 1				
	СНАР	_	10000	Character Mode
	SHORTV	-	104000	Short Vector Mode
		=	110000	Long Vector Mode
	POINT	=	114000	Point Mode
		_	120000	Graphplot X Mode
	GRAFIIA	_	120000	Graphplot X Mode
	RELATV	=	130000	Relative Point Mode
	INTO	=	2000	Intensity 0 (Dimmest)
	INT1	=	2200	Intensity 1
	INT2	=	2400	Intensity 2
	INT3	=	2600	Intensity 3
	INT4	=	3000	Intensity 4
	INT5	=	3200	Intensity 5
	INT6	=	3400	Intensity 6
	INT7	=	3600	Intensity 7 (Brightest)
			100	Light Pen Off
	LPON	=	140	Light Pen On
	BLKOFF	=	20	Blink Off
	BLKON	. =	30	Blink On
	LINEO	=	4	Solid Line
	LINE1	=	5	Long Dash
	LINE2	=	6	Short Dash
	LINE3	=	7	Dot Dash
Group 2				
	DJMP	=	160000	Display Jump
Group 3				
	DNOP	=	164000	Display No Operation
Group 4				
	STATSA	=	170000	Load Status A Instruction
	DSTOP	=	173400	Display Stop and Interrupt
	SINON	=	1400	Stop Interrupt On
	0111011		1700	

 Table 8

 Recommended GT40/42 Mnemonics

	Mnemonic =	Value		Function
	LPLITE	=	200	Light Pen Hit On
	LPDARK	=	300	Light Pen Hit Off
	ITAL0	=	40	Italics Off
	ITAL1	=	60	Italics On
	SYNC	=	4	Halt and Resume in Sync
Group 5				
	STATSB	=	174000	Load Status B Instruction
	INCR	=	100	Graphplot Increment
Group 6 (Vector/	Point Mode)			
	INTX	=	40000	Intensify Vector or Point
	MAXX	=	1777	Maximum A X Component
	MAXY	=	1377	Maximum A Y Component
	MINUSX	=	20000	Negative A X Component
	MINUSY	=	20000	Negative A Y Component
Group 7				
(Short V	/ector Mode)			
	MAXSX	=	17600	Maximum ∆ X Component
	MAXSY	н	77	Maximum A Y Component
	MISVX	=	20000	Negative A X Component
	MISVY	=	100	Negative A Y Component

Table 8 (Cont) Recommended GT40/42 Mnemonics

4.6.2 Display File

The following program causes a 200₈ unit box to be drawn with the lower left corner at screen location 500,500₈. Initially, the DPC is loaded with the starting address. Then the display parameters, e.g., intensity, are established and the mode set to Point. The four vectors are drawn after the Point is executed and, to conclude the file, the last commands reload the DPC with the display file starting address. This results in the display file being re-executed; the CRT display is refreshed.

Address	Instruction/Data	Mnemonic	Comment
		. = 100	
100	012706	MOV # 500, R6	Initialize the
102	500		stack pointer
104	012737	MOV #2000, @ #DPC	Load the DPC
106	2000		with SA = 2000
110	172000		
112	000001	WAIT,	Wait
2000	117124	.=2000	Point mode, intensity
		POINT+INT4+LPOFF	4, no light pen, no
		+BLKOFF+LINED	blink, solid lines.
2002	500	500	Unintensified point
2004	500	500	at $X = 500, Y = 500$
2006	110000	LONGV	Long vector mode
2010	40200	200+INTX	a X = 200, a Y = 0,
2012	0	0	intensified
2014	40000	0+INTX	\triangle X = 0, A Y = 200,
2016	200	200	intensified
2020	60200	200+INTX+MINUS	\triangle X = -200, \triangle Y = 0,
2022	0	0	intensified
2024	40000	0+1NTX	a X = 0, ∆ Y = −200,
2026	20200	200+MINUS	intensified
2030	160000	DJMP	Jump to start of
2032	2000	2000	display file.

Note that since the parameters (intensity level, no blink, and line type) are specified in the point instruction, they need not be re-specified in the long vector instruction (2006) because they will not change unless the appropriate enable bits are set. The enable bits also allow the user to change, for example, the line type but not the intensity. In this case, only the line type enable bit is changed, not the intensity enable bit. This retention of current, not-to-be-changed, values saves both execution time and memory storage space.

4.6.3 Application of the Stop Interrupt

The Stop Interrupt provides close interaction between the CPU and the DPU. The following program restarts the display after the halt and interrupt sequence. This occurs at the end of each pass.

Address	Instruction/Data	Mnemonic	Comment
		. = 100	
100	012706	MOV #500, R6	Initialize the
102	500		stack pointer
104	012737	MOV #2000, @ #DPC	Load the DPC with
106	2000		SA = 2000
110	172000		
112	000001	WAIT	Wait for interrupt
114	776	BR 2	Jump back one
		. = 320	instruction
320	400	400	Address of next
			instruction to be
			executed after a
			Stop interrupt
322	200	200	Processor status
		. = 400	(BR level 4)
400	012737	MOV #1, @ #DPC	Resume the display

Address	Instruction/Data	Mnemonic	Comment
402	01		
404	172000		
406	02	RTI	Return from interrupt
2000	117124	.=2000	Point mode, intensity
		POINT+INT4+LPOFF	4, no light pen, no
		+BLKOFF+LINED	blink, solid lines.
2002	500	500	Unintensified point
2004	500	500	at X = 500, Y = 500
2006	110000	LONGV	Long vector mode
2010	40200	200+INTX	\triangle X = 200, \triangle Y = 0,
2012	0	0	intensified
2014	40000	0+INTX	A X = 0, A Y = 200,
2016	200	200	intensified
2020	60200	200+INTX+MINUS	\triangle X = -200, \triangle Y = 0,
2022	0	0	intensified
2024	40000	0+1NTX	∆ X = 0, ∆ Y = −20Ú
2026	20200	200+MINUS	intensified
2030	173400	DSTOP	Enable Stop interrupt,
			Stop
2032	160000	DJMP	Jump to start of
2034	2000	2000	display file after
			a Resume

After initializing the DPU, the CPU WAITs for an interrupt. The DPU executes the display file, eventually performing the STOP with interrupt enabled. This causes a vectored interrupt to address 320₈.

Since the Stack Pointer was initialized to 500_8 , the CPU stores its processor status and program counter in location 500_8 and 476_8 respectively; it pushes them on the "stack." Once stored, the CPU goes to location 320_8 and uses its contents as the address of the interrupt routine. The CPU takes the contents of location 322_8 as its new processor status. In this example, location 400_8 is the address of the interrupt handler and the CPU proceeds to that location.

The interrupt handler simply MOVes the number 1 to the DPC which is interpreted as a RESUME by the DPU. As the DPU resumes operation, it will fetch and interpret the next instruction after stopping, in this case a DJMP, back to the start of the display file. The final instruction of the interrupt handler is a Return from Interrupt (RTI), restoring the CPU to the status and location present before the interrupt, i.e., it pops two words off the stack. A computer branch back one instruction is executed, thus placing the CPU in a WAIT condition again.

4.7 PROGRAMMING RESTRICTIONS

As with any complex system, certain restrictions must be observed by the user if trouble-free operation is to be expected. In the case of the GT40/42, the programmer should be aware of certain programming limitations so that the hardware may be exercised more proficiently without violating hardware rules.

4.7.1 Stop and Sync, Microcoding

Stop and Sync appear in the Load Status A instruction. However, selection of both conditions in any given Load Status A instruction should be avoided. Priorities have been built into the GT40/42 hardware concerning the action on the microcoding of these bits. The rules are æ follows:

1. Sync and Stop

Sync will override Stop. The display will stop but will resume in sync with the line frequency.

2. Stop and Sync with Stop Interrupt Enabled

Setting Stop with the Stop Interrupt enabled and Sync must be avoided. Under these conditions, the DPU will stop, post an interrupt, and restart automatically in sync with the line frequency. Since the Sync resume happens rather randomly with respect to the interrupt, the effect of this microcoding is undetermined.

4.7.2 Display File Changes

Restarting a Running Display – Restarting the DPU while the DPU is running should be avoided. It is possible to "catch" the DPU in the middle of a bus operation causing inconsistent or undetermined operation.

It is recommended that the DPU be halted with a Stop instruction before restarting it again.

Modification of the File – Dynamic modification of the display file should be avoided when possible. Normally the file can be modified dynamically without consequence. However, it is possible to cause problems when modifying two word instructions such æ a Display Jump. For example, if the DPU fetched the first part of a DJMP while the CPU modified the second word, the DPU will process the DJMP order code and will take the modified second word æ a correct address, causing the DPU to branch to a non-intended address. It is recommended that the DPU be halted before modifying the display file and that care be exercised in selecting the sequence of commands used to modify the file.

4.7.3 Non-Flicker Display

The quality of the image displayed on the screen is determined by many factors. Primarily, the display is controlled by internal adjustments (contrast, focus, etc.) and the external BRIGHTNESS control on the front panel. However, programming is also instrumental in producing better image quality. The selectable brightness feature, one of the display parameters controlled by the Set Graphic Mode instruction, is one example of the role that programming plays. Another is the control of image flicker, the repetitive dimming and brightening of all vectors and characters on the screen. Flicker, in this case, is caused by a relatively long program execution time, i.e., the time from the beginning of the display frame until the program recycles and the display is repeated. If this time is longer than about 1/30 of a second the screen fluorescence will decay (the image will become dimmer), and then brighten when the next frame begins, to the point where flicker is apparent. When the program time is less than 1/30 second, the display is reintensified before the image dims noticeably and there is no apparent flicker. Consequently, the objective, from a programming standpoint, is not to exceed this (1/30 second) execution period when designing a display program.

Program time, as defined above, and where vectors make up most of the display, is primarily determined by two factors: vector magnitude or length, and the number of vectors in the display frame. The longer the vectors and the greater the number of vectors the longer the display frame will be. Figure 18 shows the allowable limits, considering these two factors, for a flickerless display, defined here as display frames $\leq 32 \text{ ms}$ (about 1/30 second). Note that a third factor is also present: the vector to mode word ratio. If this is a 1:1 ratio, then fewer vectors are allowed because the mode word itself requires time to be decoded – time that must be subtracted from the 32 ms period. However, this time is more efficiently used when the ratio increases, i.e., when a mode word is accompanied by a number of vectors; the total number of allowable vectors is increased. This is shown in Figure 18 as the shaded area for each vector length with the top line being the practical limit. If vector lengths vary, as is usually the case, the total number of each length must be taken into account; the aggregate must not cause the frame time to exceed 32 ms.



Figure 18 Non-Flicker Display as Determined by Vector Quantity and Magnitude

4.8 ADVANCED PROGRAMMING TECHNIQUES

4.8.1 Subroutines

This programming method is used when a section of display code is repeated a number of times during the execution of a display file. It precludes the need to store multiple copies of the routine in memory and therefore makes more efficient use of available storage space. Writing effective display subroutines is accomplished through use of the stop interrupt instruction (DSTOP) followed by an identifier that informs the interrupt service routine what to do or where to go. Figure 19 shows an example of how a display subroutine can be repeatedly called by the main display file. An example of an interrupt service routine is shown below. It is assumed that register **R5** is used for the subroutine stack. STKST is the starting location for the subroutine stack.

	Mnemonic	Comment
STPINT:	TST @ DPC	Test the DPC
	BEQ STOP0	If it contains a valid, non-zero address go to the next instruction; if not go to STOP0
	MOV DPC,-(R5)	Push current DPC on stack
	ADD #2, @R5	The stack now contains the return address from the subroutine.

	Mnemonic	Comment
	Mov @ DPC, DPC	Move address pointed to by DPC into the DPC, i.e., go to the subroutine.
	RTI	Exit
STOPO:	CMP R5, STKST	Is the subroutine stack empty?
	BEQ TOP	Yes, go to top of file
	MOV (R5)+,DPC	No, pop off a word and go there
	RTI	Exit
TOP:	MOV#START,DPC RTI	Restart at TOP and exit



CP-0659

Figure 19 Subroutining Example

0

4.8.2 Light Pen Interaction

The DPU is stopped when a light pen "hit" occurs during the display of a vector, character, or point, provided light pen interrupts are permitted (bits 5 and 6 of the Set Graphic Mode word must both be true to enable the LP interrupt function).

Priorities permitting, the LP hit interrupts the PDP-11. The interrupt service routine that is called in as a result of the LP interrupt has access to three data in the DPU (the data can be read by specifying the addresses indicated):

- Display Program Counter (DPC) Addr = 172000. Points to the instruction/data word following the data word on which the LP hit occurred.
- The X position of the display at the time the DPU stopped, Addr = 172004. A 10-bit absolute number.
- The Y position of the display at the time the DPU stopped, Addr = 172006. A 10-bit absolute number.

The service routine can respond to the LP interrupt by restarting the display in one of two ways:

- Resume the display the operation in progress at the time of the interrupt is allowed to continue. Program example: MOV #1, DPC
- Restart the display the operation in progress at the time of the interrupt is abandoned and a new display program routine is initiated. Program example: MOV #SA, DPC

4.8.3 Special Characters

The 31 special characters in the GT40/42 display character set are addressed through use of ASCII codes Shift Out (016_8) and Shift In (017_8) .

When the DPU detects the character code 016_8 , the hardware enters the shift mode. In this mode codes 000 through 037_8 are decoded æ special characters. (Appendix C contains a list of GT40/42 character codes.) Note that when the DPU is in the shift mode, the Shift Out code (016_8) itself is a legitimate printing character. The DPU is returned to the non-special character ASCII set (non-shift mode) when Shift In is decoded. Unlike the Shift Out code, the Shift In code (017_8) does not cause a special character to be displayed. If, when in the shift mode, the DPU detects a code $\geq 040_8$, the PDP-11 is interrupted by a Shift In/Time Out interrupt vector. This is because only the special characters (codes 000 through 037_8) are legal when in the shift mode. The PDP-11 now has access to the 6 low order bits of the 7-bit illegal code. These 6 bits could be used, for example, æ an index to a table of software generated characters.

4.8.4 Edge Violations

An edge violation occurs if either the X or Y coordinate indicated for a relative display causes the display to go outside the physical limits of the CRT face. (Vectors, relative points, characters, and Graphplots are classified as relative type displays.) In the event of an edge violation, the edge flag in the status word is set and the display is clipped (terminated) at the edge of the screen; wrap-around does not take place. However, there is one exception in which wrap-around can occur. The GT40/42 hardware is capable of counting only up to 4095_{10} , i.e., 12 bits. Therefore, if the vector position exceeds this 12-bit limit, the count overflows to 0 and wrap-around occurs. For example, if four consecutive vectors with the same coordinates ($\Delta X = 1023$, $\Delta Y = 1$) are read, only the first vector is displayed; it is the only one that can be displayed within the physical address space. The other three vectors cause the count to legally exceed the 12-bit field. If a fifth vector, with the coordinates of $\Delta X = 10$ and $\Delta Y = 0$, is decoded, the vector will appear on the left of the display; the hardware has caused the display to wrap around. This relative X and Y counting is performed in a 12-bit circular fashion. Absolute points are limited to 10-bit addressing.

5.1 COMMUNICATIONS BOOTSTRAP READ-ONLY MEMORY (ROM)

The communications bootstrap ROM in the GT40 and the GT42 connects the Graphic Display Terminal to a host computer by way of the DL11 Asynchronous Line Interface. Two functions are performed:

- 1. The program allows ASCII dialogue with the host computer in order to perform such functions as logging in, etc., which presumably leads to
- The ability to load the Graphic Display Terminal's core memory with an absolute PDP-11 program. This 2. function is typically called a down-line load.

The ROM Bootstrap program is stored in a bipolar ROM contained in the display processor (M7014 module). The memory is assigned addresses starting at 166000₈ and is accessed via the Unibus and the display processor addressing hardware. Although physically located in the display processor, the communications ROM should be considered a separate, Unibus connected, memory device. In the GT40, the ROM contains 256 words; in the GT42, the ROM contains 512 words.

Appendix D contains a program listing of the ROM Bootstrap for the GT40 and Figure D-1 is a flow diagram for the program. Appendix E contains a program listing of the ROM Bootstrap for the GT42 and Figure E-1 is a flow diagram for the program.

5.1.1 Bootstrap Loader

The communications down-line loader portion of the Bootstrap allows loading programs in all memory locations except for the absolute addresses 15700 through 157768, which are used by the loader itself. If the user finds this restriction unacceptable, it is possible to reassemble a copy of the Bootstrap program with the tag COREND equal to the highest address in the user's memory, e.g., COREND = 577768 for a 12K memory. The procedure then is to load this modified Bootstrap first and then the user's program.

The loader will accept properly encoded ASCII strings and effect the loading of a PDP-11 absolute program. The encoding and decoding scheme is shown pictorially in Figure 20.

The loading procedure, from the host computer, is presented below in brief terms:

- Initiate the Bootstrap by placing 166000 in the SR switches; press LOAD ADDRESS and START. 1.
- 2.
- Transmit) (175₈) and then R (122₈) to reset the Bootstrap. Transmit } (175₈) and then L (114₈) to start the Loader. 3.
- 4. Transmit encoded characters representing the binary program to be loaded.
- If a checksum error occurs during a load, B (102₈) and $\}$ (175,) will be returned. 5.
- If the program loads but does not self-start, G (107₈) and (175₈) are returned. 6.
- There is no return if the program is properly loaded and started. 7.

To enable synchronization of the loader at high transfer rates, the host computer should transmit filler characters after step 3 above. These fillers should be nulls in multiples of three, as indicated in Figure 21. The @ symbol (100₈) is transmitted because 100_8 is added to all characters less than 040_8 ; therefore, null (000) + 100_8 = 100_8 . The filler requirement is satisfied by six nulls, i.e., eight @ symbols.



NOTE: If 6-Bit number x <40₈ then x = x + 100₈, if 6-Bit number x ≥ 40₈ then x = x. The resulting 6-Bit codes are 040₈ through 137₈; oll are printable characters and symbols. They are serially transmitted in sequential order, until the end of the PDP-11 program, to the GT40 where they are reassembled into their 8-Bit binary format.

CP-0650





Figure 21 Filler Character Transmission to the GT40/42

It is necessary to preface the first "one" byte in the absolute program with a "zero" byte in order to save Bootstrap code. A normal absolute program, in octal, before encoding into the 6-bit tape format, is transmitted in the order shown in Figure 22. An example of a short program (in octal) and the resultant encoded characters transmitted are shown in Figure 23.



Figure 22 Absolute Program, Octal Format

5.1.2 Character Echoing

When not running in the LOADER mode, the Bootstrap allows the GT40/42 to communicate with the host computer in ASCII. Depressing a key on the LK40 keyboard at this time causes the ASCII character for that key to be sent to the host computer. If the host computer echoes the character, it will appear on the GT40/42 display (providing it is printable).

In reference to this type of display, several characteristics should be noted:

- The GT40 Bootstrap does not scroll. If the initial dialogue runs off the bottom of the screen, the operator must again depress START; the dialogue will then return to the top of the screen. In the GT42, the dialogue appears at the bottom of the screen and scrolls off the top when the screen is full.
- With the exception of 175₈ characters with codes of from 040₈ through 176₈ will be displayed on the screen. Code 175₈ is used to initiate restarting and loading of the GT40/42.
- In the GT40 the only control characters which affect the display are CARRIAGE RETURN, LINE FEED, and BACKSPACE. TAB, FORM FEED, etc. are not understood. In the GT42, TAB and FORM FEED characters are understood.
- The host computer should not send SHIFT OUT (016₈) because this character causes the GT40/42 hardware to generate a special character set. (This restriction applies only to the Bootstrap because of space limitations in this program. Normally the software would monitor all characters before inserting them into the display file.)





APPENDIX A KEY BOARD LAYOUT



Figure A-I Keyboard Key Configuration



Figure A-2 128-Character Keyboard (Position 1)

CP-0609





A-3

APPENDIX B ADDRESS MAPPING



Figure B-1 Address Mapping

APPENDIX C CHARACTER CODES

7 Bit (octal)	ASCII Representation	Keyboard	GT40/42 Printing	GT40/42 Printing When Preceded By Shift-Out = 016
	NUI	CTPI @		λ
000	SOH			α α
001	STX	CTRL R		d d
002	FTY	CTRL D		$\sum_{i=1}^{n}$
003	EIX	CTRL D		8
004	E01 FNO	CTRL E		A
005		CTRL E		\sim
000	REI	CTRLG		a
010	BLL	CTRLH	Backspace	\int_{Ω}
010	HT	CTRLI(TAR)	Duckspuce	1/2
012	LE	CTRLI(IRD)	Line Feed	÷
012	VT	CTRL K		0
013	FF	CTRLL		
015	CR	CTRLM(CR)	Carriage Return	μ
015	SO	CTRL N	curruge record	£
017	SU	CTRLO		Shift In
020	DLE	CTRLP		π
020	DC1	CTRL O		
022	DC2	CTRL R		Ω
023	DC3	CTRLS		σ
024	DC4	CTRL T		r
025	NAK	CTRL U		ϵ
026	SYN	CTRL V		<-
027	ETB	CTRL W		\rightarrow
030	CAN	CTRL X		↑
031	EM	CTRL Y		↓ ↓
032	SUM	CTRL Z		r
033	ESC	CTRL (ALT)		1
034	FS	CTRL		≠
035	GS	CTRL]		≈
036	RS	CTRL~		V
037	US	CTRL –		
40	SP	SPACE BAR	Space 1 character	
41	!	SHIFT 1	!	
42	"	SHIFT 2	" "	
43	#	SHIFT 3	#	

7 Bit (octal)	ASCII Representation	Keyboard	GT40/42 Printing	GT40/42 Printing When Preceded By Shift-Out = 016
	\$	SHIFT 4	\$	
45	Ф 0/2	SHIFT 5	5 %	
+5 /6	76 &r	SHIFT 6	70 &.	
40	a	SHIT 7	ά	
47 50	(SHIFT 8	(
51		SHIFT O		
52) *	SHIFT -) *	
53	+	SHIFT ·	+	
54	C	51111 1 ,		
55	- (minus)	_	,	
56	(mmus)			
57	1	1	1	
60	1	0	0	
61	1	1	1	
62	1	2	2	
63	3	3	3	
64	4	4	4	
65	5	5	5	
66	6	6	6	
67	7	7	7	
70	8	8	8	
71	9	9	9	
72	-			
73				
74	<	SHIFT ,	<	
75	=	SHIFT -	-	
76	>	SHIFT .	>	
77	?	SHIFT /	?	
100	<i>(a</i>)	@	@	
101	Α	SHIFT A	Α	
102	В	SHIFT B	В	
103	С	SHIFT C	С	
104	D	SHIFT D	D	
105	Е	SHIFT E	Е	
106	F	SHIFT F	F	
107	G	SHIFT G	G	
110	Н	SHIFT H	Н	
111	Ι	SHIFT I	Ι	
112	J	SHIFT J	J	
113	K	SHIFT K	K	
114	L	SHIFT L	L	
115	М	SHIFT M	М	
116	N	SHIFT N	N	
117	0	SHIFT O	0	
120	Р	SHIFT P	Р	
121	Q	SHIFT Q	Q	
122	R	SHIFT R	R	
123	S	SHIFT S	S	
124	Ϊ	SHIFT T	Т	

7 Bit (octal)	ASCII Representation	Keyboard	GT40/42 Printing	GT40/42 Printing When Preceded By Shift-Out = 016
125	U	SHIFT U	U	
126	V	SHIFT V	V	
127	W	SHIFT W	W	
130	Х	SHIFT X	Х	
131	Y	SHIFT Y	Y	
132	Z	SHIFT Z	Z	
133	[[[
134	\	١	\setminus	
135]	Ι]	
136	^	Α	^	
137	-		-	
140	,	SHIFT @	`	
141	а	А	а	
142	b	В	b	
143	с	С	С	
144	d	D	d	
145	e	E	e	
146	f	F	f	
147	g	G	g	
150	h	Н	h	
151	i	Ι	i	
152	j	J	j.	
153	k	К	k	
154	1	L	1	
155	m	Μ	m	
156	n	N	n	
157	0	0	0	
160	р	Р	р	
161	q	Q	q	
162	r	R	r	
163	S	S	S	
164	t		t	
165	U	Ū	u	
166	V	V	\mathbf{V}	
167	W	W	W	
170	X	X V	X	
1/1	Y		у	
1/2	Z		Z S	
1/3				
1/4				
175	~		}_	
170	יייזי פוזק			
1 / /	KOB COT	R.O.	_	

Function Key Codes

← 10	↑ 32	. Home 35	EOS 37
→ 30	↓ 33	EOL 36	

· .

;BOOTVT,509 5/2/72

:

;

VT-40 BOOTSTRAP LOADER, VERSION S09, RELEASE R01, 5/2/72

COPYRIGHT 1972, DIGITAL EQUIPMENT CORPORATION.

3 146 MAIN STREET 3 MAYNARD, MASSACHUSSETTS

01754

WRITTEN BY JACK BURNESS, SENIOR SYSTEMS ARCHITECT!

THIS ROUTINE IS INTENDED TO BE LOADED IN THE ROM PORTION OF THE VT-40.

000000 000001 000002 000003 000004 000006 000006 000006 000007 000000 000000 000000 000000 000001 000000	R0=%0 R1=%1 R2=%2 R3=%3 R4=%4 R5=%5 R6=%6 R7=%7 SP=R6 PC=R7 RET1=R0 INP1=R1 INP2=R2 WORK1=R3 WORK1=R3 WORK2=R4 SCR1=R5 L.CKSM=WORK1 L.BY1=RET1	RETURN OF VALUE REGISTER. ARGUMENT FOR CALLED FUNCTION SECOND ARGUMENT. FIRST WORK REGISTER. SECOND WORKING REGISTER. SCRATCH REGISTER, SCRATCH REGISTER,	ROM LOADER PROC
000000 000005 000001	L.BTT-RETI L.BC=SCR1 L.ADR=INP1 COREND=16000 Romorg=166000	FIRST LOCATION OF NON-CORE.	APPEND BOOTST ÀRAM - C
100000	STARTX=0 STARTY=1360	WHERE TO START DISPLAYING THE X POSITIONS.	IX RA
001360		,	Ö Ū Ū

REGISTER DEFINITIONS:

		CHARACTER							REGISTER.	START.	
: VT40 PROGRAM COUNTER. : TTY INPUT STATUS. : PDP-10 OUTPUT STATUS. : PDP-10 INPUT STATUS.	;ITY INPUT BUFFER. ;PDP-10 INPUT CHARACTER. ;PDP-10 OUTPUT BUFFER.	CHARACTER TO BE SENT TO THE PDP-10 ;INPUT CHARACTER FROM 10 PLUS ONE SAVE ;FIRST LOCATION OF STACK.	; THE VT-40 DISPLAY JUMP INSTRUCTION.	POWER FAIL RESTART LOCATION.	SET THE ORIGIN NOW!!!!	PICK UP POINTER TO P.F. STATUS. CLEAR IT OUT TO BE SURE. SET UP THE RESTART LOCATION.	FRESET THE BUS.	JINITIALIZE POP-10 INPUT JINITIALIZE TTY INPUT. JINITIALIZE POP-10 OUTPUT.	SET UP THE STACK NOW! Clear address pointer. Place a display Jump instruction in A	MOVE IT TO LOCATION B. MOVE ADDRESS POINTER INTO 2. SET UP WHERE WE WILL STORE CHARAGTERS. PREPARE TO INSERT A ZERO CHARAGTER. INSERT IT NOW. CLEAR THE DISPLAY PROGRAM COUNTER AND	;GET A CHARACTER NOW. ;INSERT IN DISPLAY BUFFER NOW.
C=172000 =177560 =175614 =175614	=KBD15+2 =P1015+2 =P1005+2	= COREND-2 = P100C-4 T= P101C-2	S=162000	L = 2 4	ОRС	#PWRFAL+2,SCR1 8SCR1 PC,+(SCR1)		#7.P1015 #1.K8D15 #201.P1005	*STKSRT,SP L + ADR *Lapois,inp2	1NP2,(L,ADR)+ #01SPRG,(L.ADR) #PWRFAL+4,L.ADR RE11 PC,DOCHAR V140PC	PÇ.GETCHR #MAJOR. + (SP)
× 1 4 6 P	F1018 P1618 P1608	P100 P100 S1KS KSRC	IDAM	PWRFA	"ROM	ΣΟΣ 0 10 > Π >	RESET	2 2 2 2 0 0 0 2 2 2 2	Z U Z O T O Z V Z	000 J0 J >>> x x x x x	J2 Z Z Z N 0 0 0 0 N 0 0 0 0
						START:			RESTRT:		A JOR .
								007570 011532 007560			
						00026		000007 000001 000201	015770 16000	166756 888838 888822 888822	000210 166072
172000 177560 175614 175610	177562 175612 175616	015776 015776 015770	160000	000024	166000	012705 005015 010745	000022	012767 012767 012767	012706 005001 012702	010221 012711 012711 005701 005700 005767	0004767 000240 000240 01240 12740 12740
						166888 166888 166884 166886	166010	166012 166020 166020	166034 166040 166040	1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	166072 166076 166100 166102 166102 166102

D-2

•

GET CURRENT BUUFER POSITION NOW. BYPASS CURRENT DISPLAY JUMP. SCLEAR FUTURE ADDRESS FOR JUMP. STICK IN TEMPORARY JUMP WHILE WE REPLACE CURRE A DISPLAY JUMP TO ZERO. NOW REPLACE CURRENT DISPLAY JUMP BY THE CHARAC NOW REPLACE CURRENT DISPLAY JUMP BY THE CHARAC IT'S DONE THIS WAY TO WASTE 2 CYCLES. TO AVOID TIMING PROBLEMS WITH THE VIAD.	JGET SIX 31TS NOW. SAVE TLE CHARACTED NOW. BYPASS THE 8'ER PRESET THE MAGIC RAGISTER NOW increment where to Go. Update PC Now.	GET A CHARACTER NOW. SAVE FOR A SECOND. SHIFT TO LEFT OF BYTE PACK THEM IN. A GOOD 8 BIT THING. POP AND RETURN NOW.	WORST CASE. SHIFT 4	FINAL CHARACTER ASSEMBLED. Fudge Stack. And return now.
L.ADR.SCR1 (SCR1)+,(SCR1)+ (SCR1)+,(SCR1)+ (SCR1) (SCR1) (L.ADR) (L.ADR) RET1,(L.ADR)+ INP2,(L.ADR)+ PC	PC,GETSIX RET1,-(SP) GETP84 INP2 (INP2) (INP2) GET8T8(INP2),PC	PC, GETSIX RET1, WORKA RET1, WORKA RET1 RSP SSP CSP CSP CSP CSP CSP CSP CSP CSP C	Я П	жазкака Продатака Прибола
000 A A A A A A A A A A A A A A A A A A	GET8: USR GET8: USR GET84: CCLR GET884: CCLR GET884: TST GET884: TST GET884: TST	GET81: USR AOV ASC ASC ASC ASC ASC ASC ASC ASC ASC ASC	GET882: ASC ASSC ASSC ASSC ASSC ASSC ASSC ASSC	GET83: ROL ROL ROR ROR ROR ROR ROR ROR RTS RTS
	000124 166250 1	2 2 4 4		
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	004767 01004767 00004016 0005002 0057022 066207 1661522	024767 012024 01202302 0263302 1265302 1166116 126116 126502 012602 012602	006300 006300 1065300 1065300 1065300 1065300 1066300 0126300 0126300 0126300 0126300 0126300 0126300 0126300 0126300	00000000000000000000000000000000000000
166112 166112 166112 166114 166120 166120 166122 166122 166126 166126 166126	166132 166132 166136 166148 166148 166148 166148 166146	16 52 16 56 16 56 16 68 16 68 16 68 16 16 16 70 166172 166172 166172	11111111111111 00000000000000 00000000	1 666733 1 666733 1 666733 1 66673 1 66673 1 66674 1 66674 1 66675 1 4 4 2 62759 1 66755 1 4 4 2 62759 1 66755 1 4 4 2 66755 1 4 4 2 66755 1 4 6 2

LAND.				ан Алтан алтан Алтан алтан				
PUSH ZERO CONDITION BACK INTO NEVER-NEVER			UPDATE THE STACK.	SET UP POINTER TO THE INPUT CHARACTER. Jany characters there? Push the char on the stack. Clear the char got flag nom. Clear away parity nom. Jef Zero. Get another	JALSO IGNORE RUBOUTS. JAS IT A "175" JOPE. JYEP. RESET IN CASE OF ABORT. JYEP. RESTART JYEP. RESTART JYEP. LOAD.	INDW DO THE FDUGING. If Altmode, Loop	DO WE WANT TO OUTPUT? NO. NE DO. IS THE 10 READY? NOT QUITE. IT'S READY. SEND THE CHARACTER.	;HEY, IS THE KEYBOARD READY? ;NOPE. NO LUCK.
. * 2	65181-65189 65182-65189 65183-65189 65183-65189 65188-65189 65188-65189	PC,GETCHR RET1,#40 L.8AD RET1,#137 PC PC	(SP)+	#P101C,RET1 PC,CHECK 0RET1 GETCHL GETCHL 9RET1,-(SP) (RET1)+ (RET1)+ 8.:200,(SP) GETCHP	#477,(SP) GETCHP #475.9RE14 GETNP GETNP (SP),9RE14 (SP),9RE14 ARE11,#122 RESTR1 RESTR1 CAD	(SP), #RE14 (SP)+. RE14 RE14, #175 Getcha PC	P100C CHECK1 P100S CHECK1 P100C, P1008 P100C	KBD1S Check3
TB =	3333 0000 0000 0000	IX: CASR CASR BCAP AGA SGA	HP: TST	Н Н Н Ц Н Ц Н Ц Н Ц Н Ц Н Ц Н Ц Н Ц Н Ц	Τ Ο Γ Μ > Γ Ο Γ Ο Σ Μ Σ Ζ Ο Σ Μ Σ Μ Ο Β Ο Β Σ Ο Β Ο Β Ο Β Ο Β Τ Ο Β Ο Β Ο Β Ο Β Τ Ο Β Ο Β		х 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	K1: TSTB BPL
GETB		C E	GETC	С С С С С С С С С С С С		2 H U U	CHEC 007172	CHEC
		000020 000040 000137		015772 000064 177600	000177 000175 000122 000122	000175	927370 007200 027354 027346	011124
166250	000000 000026 000026 17770	064767 0204767 0205546 0203246 0201443 0201443	005726	011270 021270 0227167 0227167 02117710 0211770 021770 021710 021716 021716	022716 022716 022716 022716 021207 0211627 0211627 021627 021627 0214526	011610 012600 020027 001743 001243	005767 001410 105767 105767 105767 016767 0156767	105767 100014
	166252 1662554 1662554 166256	166262 166266 166272 166274 166300 166300	166304	166386 166312 166316 166328 166388 166388 166388 166388 166388 166388 166388 166388 166388 166388 166388 166388 166388 166388 166388 166388 166388 166388 1663888 1666388 1666388 1666388 1666388 1666388 1666388 166638888 166638888 166638888 166638888 1666388888 166638888 16663888888 166638888888 166638888888888	166334 166348 166348 166346 166358 166358 166358 166358 166358 166358 166358 166358 166358 166358 166358 166358 166358 166358 1663588 1663588 1663588 1663588 1663588 1663588 1663588 1663588 1663588 1663588 1663588 1663588 1663588 1663588 16653888 16653888 16653888 16653888 16653888 16653888 16653888 16653888 16653888 16653888 16653888 16653888 16653888 16653888 16653888 16653888 16653888 16653888 16653888 166538888 16653888 166538888888 1665388888888888888888888888888888888888	166366 166378 166378 166372 166378 166408	166472 166472 1666416 1666416 1666414 1666414 166424 166424 166424	166430 166434

C

D-4

166436 166442	116746 Ø12767	011120 000001	011110		MOVB MOV	(BDIB,-(SP) #1,KBDIS	;YEP. SAVE THE CHARACTER NOW. ;AND REEN ABLE THE COMMUNICATIONS DEVICE.
166450 166454 166460 166462	004767 005767 001373 012667	177726 027316 007130		CHECK2;	JSR TST BNE MOV	PC,CHECK P100C CHECK2 (SP)+,P100B	;IS THE OUTPUT READY? ;IF NOT, WAIT TILL DONE. ;AND THEN SEND OUT THE CHARACTER.
166466 166472 166474 16 6502 166510	105767 100011 116767 052767 0112767	007116 007112 177400 000007	027270 027262 007072	CHECK 3 ;	TSTB BPL MOVB 3IS MOV	P10IS CHECK4 P10IB,P10IC #=400,P10IC #7,P10IS	;1S THE 10 TALKING TO ME. ;NOPE. EXIT. ;GET THE CHARACTER NOW. ;MAKE SURE IT'S NONE ZERO. ;REINITIALIZE COMMUNICATION LINE.
166516	000207			CHECK4;	RTS	PC	;AND RETURN.
				ł	THE	LOADER	
166520 166522 166526	005002 012712 012706	172000 015770		LOAD:	CLR MOV MOV	INP2 #172000,(INP2) #STKSRT,SP	;RESET TO FIRST 8 BIT CHARACTER. ;AND ALSO CLEVERLY STOP THE VT40. :RESET STACK POINTER NOW.
166532 166534 166540 166542 166544	005003 004767 105300 001373 004767	000070 000060		LD2;	CLR JSR DECB BNE JSR	L:CKSM PC,L.PTR L.BYT L.LD2 PC,L.PTR	;CLEAR THE CHECKSUM ;GET A BYTE NOW. ;IS IT ONE? ;NOPE. WAIT AWHILE ;YEP. GET NEXT CHARACTER.
166550 166554 166556 166562 166566 166570 166574	004767 010005 162705 022705 001437 004767 010001	000072 000004 000002 000052			JSR MOV SUB CMP BEQ JSR MOV	PC,L.GWRD _,BYT,L.BC #4,L.BC #2,L.BC L.JMP PC,L.GWRD _,BYT,L.ADR	;GET A WORD, ;GET THE COUNTER NOW. ;CHOP OFF EXTRA STUFF. ;NULL? ;YEP. MUST BE END, ;NOPE, GET THE ADDRESS. ;AND REMEMBER FOR OLD TIMES SAKE.
166576 166602 166604 166606	004767 002010 105703 001751	n00026		L.LD3:	JSR BGE TSTB BEQ	PC, L.P TR L .D4 L.CKSM L.LD2	GET A BYTE (DATA) ALL DONE WITH THE COUNTER? YEP, GOOD CHECK SUM? ;NOPE, LOAD ERROR,
166610 166612 166614 166620	Ø12700 175 ØØ4767 ØØØ167	102 000110 177210		L.BAD:	MOV ,BYTE JSR JMP	(PC)+,RET1 175,102 PC,SENDIT RESTRT	;SEND OUT SOME CHARACTERS NOW. ;"Ctrl 3ad"
166624 166626	110021 000763			L.LD4:	MOVB Br	L,BYT,(L,▲DR)↓ L,LD3	;PLACE THE BYTE IN CORE. :GET ANOTHER ONE,
166630 166634 166636 166642 166644	004767 060003 042700 005305 000207	177276 177400		L,PTR:	JSR ADD BIC OEC RTS	PC,GET8 L.BYT,L.CKSM #177400,L.BYT L.BC PC	;GET 8 BITS NOW. ;UPDATE CHECKSUM ;CLEAN UP THE BYTE NOW. ;UPDATE THE COUNTER. ;RETURN NOW.

GET © CHARACTER. SAVE FOR A SECOND. GET ANOTHER CHARACTER. Now ASSEMBLE THE WORD. AND R≷TURN WITH A 16 BITER.		GET A WORD SAVE ON THE STACK. GET A CHARCTER. IS IT ZERO? STEP. WHAT CRAP. IYEP. WHAT CRAP. STELL POD-10 WE'VE LOADED OK.	JAND AWAY WE GO.	POLL THE OUTPUT DEVICE NOW. OUTPUT CLEAR? NOPE. LOOP AWHILE LONGER. SEND OUT THE CHARACTER. CLEAR THE BYTE. AND SWAP THEM NOW.	TIALIZING VT40 PROGWAM WHICT WILL Sram After The Power Fril L ^o cations To Zero which Will Jump Back to Here	:LOAD STATWS REGIST≶W FOR NORMAL OPERATION. S≷T POINT MOD≶, "NO⊒MAL". ;X COORDINATE ;Y COORDINATE ;Y CORRINATE ;THEN JUMP TO THE POWEWFAIL LOCATION. ;THEN JUMP TO THE POWEWFAIL LOCATION. ;TO DISPLAY USERS CHARWCTERS.	
PC,L,BTB L,BYT,-ISB PC,L,BTB L,BYT (SP)+,L,BYT (SP)+,L,BYT	D C	PC.L.GWRD PC.L.DT(SP: PC.L.DTR L.CKSM L.CK	@(Sp)+	PC, CKECK P1006 SENDIT SENDIT RET1, P1008 RET1, P1008 SEENDI PC	THIS IS THE INI JUMP TO THE PRO WHICH WILL JUMP	1170256 117124 115124 218877 208874 10888 10888 0088 008888 008888 008888 008888 0088888 0088888 008888 008888 0088888 008888 008888 008888 0088888 008888 008888 008888 008888 008888 008888 008888 008888 008888 008888 0088888 008888 008888 008888 008888 0088888 008888 008888 008888 0088888 008888 008888 008888 0088888 0088888 0088888 0088888 0088888 0088888 0088888 0088888 0088888 00888888	
л л л л в 00 л л в к > п д и п 3 п д и	RTS	Ч Ч Ч Ч Ч Ч Ч Ч Ч Ч Ч Ч Ч Ч Ч Ч Ч Ч Ч	L.JMP1: JMP	SENDI SENDI SEC SEC SEA SEA SEA SEA SEA SEA SEA SEA		DISPRC SPRC SPRC SPRC SPRC SPRC SPRC SPRC	END
177756 177750		177754 177738 00000 1 107 000006		177446 027036 006650			
0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	ØØ0207	004767 0104767 0104767 004767 105703 001342 001342 012716 012700 012770 012770 002716 002776 00776	000136	004767 005767 01005767 010067 010067 0001360 001360 001360	•	1,70256 11,15124 000000 001,360 1,600000 00000 00000 00000 00000 00000	000001
1666546 1666552 1666552 1666552 1666552 166652	166664	166666 1666667 1666788 1666788 166788 1667782 166718 166712 166712 166712 166712 166728 166728 166728 166728	166726	11111111111111111111111111111111111111		1 6 6 7 6 6 7 6 6 7 7 6 7 7 6 6 7 7 6 6 7 7 6 6 7 7 6 6 7 7 6 6 7 7 6 6 7 7 6 6 7 7 6 7 7 7 6 7	

	166466	106110	166366	= 166152	166232	= 1600000	=%000001	1 = x 0 0 0 0 0 3	166532	166072	= 015772	= 175614	= %000000	=%0000004	= % 0 0 0 0 0 0 5	. = 000000	=%0000003	
	CHECKS	DOCHAR	GETNP	GET8P	GET83	UMPDIS	L.ADR	L.CKSM	L.LD2	MAJOR	PIBIC	P100S	8	4 4	SCR1	STARTX	EORX4	
	166450	166756	166306	166132	166200	=%000002	166520	= x000000	166726	166630	= 175612	= 015776	= 166000	= x000003	= % 0 0 0 0 0 7	166000	= 172000	
	CHECKS	DISPRG	GETCHR	GET8	GET82	I NP2	LOAD	L.BYT	L.JMP1	L.PTR	PIOIR	P100C	ROMORG	В З	R7	START	VT40PC	
	6430	6000	6304	6262	6152	0001	7560	0005	6666	6624	0024	5616	0000	0002	0006	0006	5770	6774
BLE	4ECK1 16	ORFND = 01	TCHP 16	TSIX 16	181 16	4P1 = %08	301S = 17	. BC = %00	JMP 16	L04 16	WRFAL = 00	100B = 17	11 = 202	= %06	= %06	= %06	TKSRT = 01	- 16
SYMBOL TAE	Ċ				39		Ť		· _ J		ā	à	č	â	ā	ι.	່ທ	•
	166402	166516	166312	166144	= 166250	166142	= 177562	166610	166646	166576	= % 0 0 0 0 0 0 7	= 175610	166034	= 2003001	- %000005 - %000005	166730	= 001360	= % 0 0 0 0 0 4
•	CHECK		GETCHL	GETP84	GETBTB	GET84	KED T E	. BAD	GWRD			PIDIS	RESTRT	1010	1 11	SENDIT	STARTY	WORK2

D-7



Figure D-1 Communications Bootstrap Loader Diagram
APPENDIX E SCROLLING ROM BOOTSTRAP LOADER PROGRAM - GT42

					KR. IN DISPLAY BUFFER HABH FEATURE, BUFFER KR WHICH COMETHING, H IS USED TO RETAIN R.		ADER, Be Loaded, Ad, İhe 8 bit Character;
1-1	1110NS		IDEFINE STANDARD VALUES.		CONTAINS THE INPUT CHARACT POINTS TO NET INSETION B CHARACTER COUNTEN FOR THE Cemerally countins a point Generally contains a point is used a temporary HHIC is value for a short time itypically used as a counten itypically used as a counten		JCWARACTER INPUT FOR THE LO JCURRENT MEMORY ADDRESS TO JCURRENT MEMORY ADDRESS TO JCURBER OF DATA ITEMS TO LO JCHECKSUM ON THE INPUT DATA JINDICATES HOW TO ASSEMBLE
COLX 622(622)+1 264JUN+73 16111 P	REGISTER DEFIN	BASIC DEFINTIONS	氏 氏 氏 氏 氏 氏 氏 の 口 団 引 (18) (18) (18) (18) (18) (18) (18) (18)	GT40 DEFINTIONS	CHARERO FOINTERL I ABCNTERL SCANERJ HOFDERA COUNTRERD COUNTRERD	LOADER DEFINITIONS	
BOOTSTRAP FOR THE GT40 MAC Definition section			ସ ଅନ୍ତି ଅ ଅନ୍ତି ଅନ୍ତି ଅନ୍ତ ଅନ୍ତି ଅନ୍ତି ଅନ୍ତ ଅନ୍ତି ଅନ୍ତି ଅନ୍ତ ଅନ୍ତି ଅନ୍ତି ଅନ୍ତ ଅନ୍ତି ଅନ୍ତି ଅନ୍ତ ଅନ୍ତି ଅନ୍ତି ଅନ୍ତ ଅନ୍ତି ଅନ୍ତି ଅନ୍ତ ଅନ୍ତି ଅନ୍ତି ଅନ୍ତ ଅନ୍ତି ଅନ୍ତି ଅନ୍ତ ଅନ୍ତି ଅନ୍ତି ଅନ୍ତ ଅନ୍ତି ଅନ୍ତି ଅନ୍ତି ଅନ୍ତି ଅନ୍ତି ଅନ୍ତି ଅନ୍ତି ଅନ୍ତି ଅନ୍ତି ଅନ		666666 666667 666667 666667 666667 86667 86667 866667 866667 866667 8667 86		3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
CROLLING ROM 001.115	う う う う う う う う う う う う う う	0 % % % % H (V 10 4 R	0 0 C 0 0 C C C C C C C 0 0 C 0 0 0 C 1 0 1 0 7 1 0 1 0 1 0 1 0 1 0 0 0 0 1 0 1	0 1 0 0 0 0 0 1 0 0 0 0	9 5 4 7 1 7 1 7 1 7 1 7 1 7 1 7 1 7 1 7 1 7	0 0 4 0 0 0 0 0 0 0 4 0 0 0 0 0	11111111 66536666 61004001

MALOR SYSTEM DEFINITIONS	[GIN=166000	1115=175610 JINPUT STATUS REGISTER OF OL41 1118=0L115*2 JINPUT CHARACTER FROM DL14 1105=0L1119+2 JOUTPUT STATUS OF THE DL14 1108=0L1105*2 JOUTPUT CHARACTER TO THE 0L11	DIS=177560 DIB=KBDIS=2 JCURRENT CHARACTER FROM KEYBOARD.	40PC=172000 40Sregt40PC+2 16T40 Status register Addres.	TART=1000 INT=7000 PEND=7776 PEND=7776 ILCCATION OF INITIALIZATION STACK ASTREA Pandeblimit+10, INUMBER OF LINES ON TEXT TO SHOW ON THE VLINE32.	LF#5015 JTHE "KEV" CHARACTER [1,E, ALTMODE], JTHE "KEV" CHARACTER [1,E, ALTMODE],	SUMP#160000 Stope173000 JTHE GT40 Stop DISPLAY INSTRUCTION.		
	E C	6666	ΧX		₩ d F U JZ	A L		•	
•	166030	175610 175612 175612 175614	177560 177562	172000 172002	10000000000000000000000000000000000000	R05015 R07175	160090 173000		

SBITL INITIALIZATION AND RESTART CODE

11111

JUOW CLEAR ALL OF MEMORY BEYOND THE POINTER, JUNTIL WE RUN OUT OF MEMORY AND TRAP. IWHEN WE TRAP OUT, WE COME HERE, IWE BACK UP POINTER TO GOOD CORE, INOTE THAT IF WE TRAP OUT GGAIN, IT IS STILL OK, BECAUSE WE WILL LOOP UNTIL WE GET A GOOD CORE ADDRESS, IWH WE GET ONE, THAT IS LAST LOCATION IN THE MACHINE, AND HENCE OUR SP, ISEE IF BREAK IS DONE JGET ADDRESS OF BAD CORE TRAP VECTOR." Jand Insert a Pointer to US There, RESTART INITIALIZATION CODE WHEN COMMUNICATIONS IS WORKING. JDEFINE ORIGIN OF THE BOOTSTRAP. IRESET ALL HARDWARE NOW, INITIALIZE DL-11 INPUT NOW, IA GOOD TEMPORARY STACK ISET BREAK BIT IFOR 2 CHARACTER TIMES ISNED TWO ZERO'S NO GO BACK Clear Break Bit COLD INITIALIZATION CODE SCROLLING ROW BOUTSTRAP FOR THE GT40 MACY11,624 16-JUL-73 10104 PAGE 1-3 BOOT,T16 Initialization and restart code GT42 BOOTSTRAP CODE #CORSTR, SCAN #NOTHERE, (SCAN)+ #7,DL1115 #TMPEND,SP DL110S SCAN,OUTLIT (SCAN)+ Endcor - (SCAN) SCAN, SP nL110S 15 DL1105 .=ORIGIN 6 WORD . RESET TSTR > 0 > 0 > 0 >0~ NOTHERI IST ENDCORI STARTI 181 ----••• 175610 CBBBB P07776 175014 166652 660034 166042 175614 175614 105737 100375 \$05037 212703 01272**3** 022005 012737 012706 025237 024337 000776 1.662990 6010100 84243 P16366 166870 166822 156622 166845 166858 166858 166230 166240 100614 10022 10022 166244 166242 .05026 166632 163 185 188 188 188 1000 1000 1000 1000 198 199 166 0 c 1 001 204 5.5 158 169 172 173 74 175 76 56 T 26.3 ςuγ 210 215213 178 231 40 171 177 179 181 2 2 1.5.3 203 211

AGE 1-4		FORCE THE SP TO LIMIT OF EXISTING CORE.	SCAN INOW WE WILL FILL THE KEY AREAS OF THE JDISPLAY BUFFER WITH INITIAL CR+LFIS.	JINSERT A CRLF NOW, Jand Loop Until Done, Jimus Display Core is Almost Correct,	INOW WE WILL INITALIZE CORE FOR THE JOISPLAY, PICK UP POINTER TO LIST.	JOET NUMBER OF ITSHS TO INSERT. Jif Zero, we are d ^o ne. Juick up first cors address pointer.	PADVE OVER A DATA ITEM NOW. Pall Done? Prope, move over the next. Pves, get next major list to insert.	JESTABLISH THE BUFFER POINTER NOW
-1 26-JUN-73 16111 P		#TEPEND,SP	#8L1×17-NUML1N+NUML1N. #NUML1N,TA8CNT	#CRLF, (SCAN)+ TABCNT SETLP1	#SETUP , SCAN	(SCAN)+, TABCNT Setoun (SCAN)+, Pointr	(SCAN)+,(POINTR)+ Tabcnt Setlp3 Setlp2	#BLIMIT-2.POINTR VTØ5 SIMULATOR
10 MACDLX 022(622) Restart code		RESTRT HIS	> > 0 2 0 M	SETLP11 MOV	∧ 0 ¥	SETLP21 #00 960 800	SETLP31 MOV DEC BGT BR	SETDUNI MOV SBT
FOR THE GT4 Zation and		027776	726748 86348	805015	166432			726776
I v I TIAL		452726	312783 212783	912723 9853324 933374	P12723	012332 631485 612381	412321 685382 883375 88771	A127@1
98 WO& 9		166860	166064 166070	166074 166130 166132	166104	16611V 16611V 166112	166116 166128 166128 166122	166126
SCWOLLIN ROOT. 115	Z17 Z18 Z18	Z20 Z21 Z22	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	9 ~ 8 6 8 7 br>7 7		2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	8000 408 999 4 4 4 4 900000000000000000000000000	ИИИИИИИ ИИИИИ 444448000000000000000 409100004000

PORTION OF THE ROOTSTRAP	JGET A CHARACTER NOW - JIS IT OUT OF RANGE? JYEP, GET ANOTHER ONE. JYES, GET ANOTHER ONE. JYES, IT S A NORMAL PRINTING CHARACTER MOVE IT OVER SO WE CAN PLAY WITH IT. HEIAS SO THAT BELL [7] IS EERO. JIF CHARACTER IS LESS THEN BELL OU JIF CHARACTER IS LESS THEN BELL OU JIF CHOD, MAKE IT WOR? INDER. JAND GO TO THE CORRECT ROUTING.	J7=BELL 110=RACKSPACE 11=TAB 112=LINE FEAD ELF] 113=VERT EACT TAB EVT] 114=FORM FEAT EFF] 115=CARR AGA RETURN ECR]	JRESET TAB POSITION ON A CR. AND JFALL THROUGH TO JNSERT THE CHARACTER	JINSERT THE CHARACTEW IN TWE BUFFER, JUSDATE TAB POSITION NOW, JAND GET NEXT CHARACTER,	JON A TAR, INSERT BLANKS UNTIL THE INEXT CHARACTER POSITION IS A MULTIPL JOF 8. JARE WE DONE YET? INOPE.	ITHIS PUTS THE LOW BYTE OF THE Jbranch code in countrasave a word I	JRING BELL -VRITE IN GT40SR Jand Loop Rack
VTØ5 (SCROLLING)	COSOCO#0500 COSOCO#050 COSOC	л < г ч 2 В М ч о х г м ч л ч л ч г	# - 7, * 1 4 8 C 2 T	РС.12867 128671 248671 241648	840,CHAR 70,CHAR 70,CSAR 70,CSA 747,CSA 747,CS 747,	(PC),COUNTR FFLOOP	G T 4 Ø S R 2 X T C E R
	А № 0 С № 2 № 2		> 0 5	L S S S S S S S S S S S S S S S S S S S	>ХО⊢Ш ОО 2 Н 2Х ХОН 88 8 8	8 X Q X 8 7 8 8	10 8 8
	- - - - - - - - - - - - - - - - - - -		CR.	NORMAL I	4 B 4	1 1 7	BELLI
			x				
	166564 296564 298177 298984 298987 288887 288837		17771	166350	389840 166350 398937		172602
	₩₹4737 ₩₹88273 ₩₹8827373 ₩₹88273 ₩₹88827 ₩₹88827 ₩₹88828 ₩₹88828 ₩₹88323 ₩₹88352 ₩₹88353 ₩₹88353 ₩₹88353 ₩₹88353 ₩₹88357 ₩₹88357 ₩₹88357 ₩₹88357 ₩₹88357 ₩₹88357 ₩₹88357 ₩₹88357 ₩₹88357 ₩₹88357 ₩₹88357 ₩₹88557 ₩₹88557 ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	212732	5 8 4 7 3 7 3 7 3 7 3 7 3 7 3 7 3 7 3 7 3 7	3127 864737 8665237 8615222 8613738 8613738 867733	111705 008475	665637
	6 6 6 6 6 6 6 6 6 6 6 6 6 6	166172 166178 166176 166238 166238 166238 166238 166238 166238 166238 166238 166238 166238 166238 166238 1665588 16655888 16655888 1665588 1665588 1665588 16655888 16655888 16655888 16655888 16655888 16655888 16655888 16655888 16655888 16655888 16655888888 166558888 1665588888 1665588888 166558888888 16655888888888 166558888888888	1662 <i>9</i> 6	166212 166216 166270	166 0 166 0	166244 166246	166250

FFI MOV #NUMLIN,COUNTR FFLOOPI MOV #12,CHAR JSR PC, FSUB		6						
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	РС. ГТS Сосутя Матоор Мата	#NXTCHR.=(SF	UMPADD, SCAN	(SCAN)+,CHAR LFOUND SCAN,#BLIMIT LFLOOP #BSTART,SCAN LFLOOP	SCAN 11, SCAN SCAN, LHPADD PG, INSERT CHAR SERT	C C C C C C C C C C C C C C C C C C C	(POI=TR) * (BOINDR) #H&ADER, IPOINTR #DISJMP,-(POINTR) - (01NTR)	Оa
	L C C C C C C C C C C C C C C C C C C C	> C M	201	Ο Ε Ο Ε Σ Ε Σ Σ Μ Σ Π Ο Γ Γ Ο Γ Ο > Ε	LAR COC	20002200011 011221000111 2100222100211 20022222000110 2002222000100000000	0 Σ Σ Ο Σ Ο Ο Π Γ > > Σ	RTS
		یں الحا 1	LFSUBI	LFL00P -	LFOUND	L L Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	INSRTL :	INSHTXI
782848 122812 166384	1663@4	166132	707012	067860 361020	400001 067012 166350 166350	3870391 387039 381058 381058 166496	168474 168877	
012705 012706 004737		912746	913723	12239 261436 261436 22327 23273 242373 2723 2723 2773 261773	885253 942753 948337 83337 885389 885389	4 4 4 4 4 4 4 4 4 4 4 4 4 4	0022121 012711 012741 012741	000237
166256 166262 166262	000 00 00 00 00 00 00 00 00 00 00 00 00	166300	166304	166318 166318 166318 166318 1665328 1665328 1665328	166330 166332 166332 166342 166342 166346	166358 166358 166358 1663566 1663566 1663376 1663376 166478 166538 166558 16655888 16655888 16655888 1665588 1665588 1665588 1665588 1	166496 1666496 1666419 1666418 1666418 1666218	166422

8 8 9	166424	A12737	001000	172000	GTBUSEL	MOV	#BSTART.GT40PC	ION A BUS FREAR. WE MERELY RESTART THE GTA
12								ITHE RTI FOR THIS ROUTINE IIS THE FIRST WORD OF THE TARLE IRFLOW-IT SAVES A WORD!
4								JULLOW I, SAVES A HUNDI
6								
8								
ø								
1 2								
3 4								
5					1		INITIALIZATION	TABLE FOR THE SCROLLER
7 8								
9 Ø	166432	0000032			SETUPE	. WORD	2	LINITIALIZE 2 WORDSALSO RTI FROM ABOVE
ĩ	166434	100330	ta di k		0 - 1 0 1	WORD	330	STARTING AT LOCATION 33P
2 3	106430 166440	100424 000200				WORD	STBUSE 200	ISECOND WORD IS NEW STATUS WORD ON INTERUP
4 5	166442	000007				WORD	7	INITIALIZE THE END OF THE BUFFER TO
6 7	166444	6 96776 0899030				WORD	RLIMIT=2	IA CLEAR SPACE TO INSERT THE CHARACTER
, B	166450	160002	166474			WORN	DISUMP, HEADER	FOLLOWED BY A DISJMP TO JUR HEADER BLOCK
9 Ø	166454	1600000 162030	301000 306700			WORn WORn	DISUMP, BSTART	JAND THEN A SISJMP TO THE START OF THE BUF MI IN JAND A SISJMP TO THE FIRST CHAR ON
1	166464	400000	(TETNALLY CTADE THE CTAG COING AT
23	166466	172233				WORD	1 GT40PC	THE POSITION INSTRUCTION IN THE
4	166470	166474				WORD	HEADER	HEADER BLOCK,
5	166472	727022				.WORD	0	JEND OF INIT CODE
3					1		HEADER BLOCK FOR THE SCI	ROLLER
7	166474	103334			HEADERI	WORD	1 0 3 5 3 4	IENABL CHAR HODE, BLINKING
L	166476	300177				WORD	177	A BLINKING BOX-RUB OUT!
2	106500	110124				WOK0 WORD	116124	IGO TO POINT MODE
5	166524	2000000	ØØ1352			WORD	2+1352	IPOINT TO UPPER EFT
5	166510	1.03324				WORD	103324	IBACK TO CHAR HODE
,	166512	162030	007010			.WORD	DISJHP, JMPADD=2	JAND TO THE CHANCING JMP INST.

	ROUTINES
	SUPPORT
	' DS I H
	DNA
26-JUN-73	COMMUNICATIONS
	SHTTL
BODTSTRAP FOR THE VIAS SIMULATOR	
SCROLLING RODT.T15	44444 000000 4010410

				-		GOMMUNICATION.	S HANDLING ROUTINES
				-		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
						THE 0L-11 HANDLER	
4444444 66666666 766666666 76666666 7666666 766666 766666 76666 76666 76666 7666 7666 7666 7666 7666 7666 7666 7666 7666 7666 7666 7666 7666 7676 76777 767777 76777777	1000 1000 11000 11000 11000 1000 1000	175610 175612 200007 177690	179610	GETDL I	F8718888 NGOO⇔∃F F3>>00N 8 8	011115 011115 0111118,04AR 11118,04AR 20111115 88707,01AR 00707,01AR	ICHECK THE HOST INPUT STATUS, HOST DID NOT SEND ANYTHING, YET, HOST SENT US A CHARACTER, PROCESS IT, incensele the Host telecommunications, imake character Just Seven Bits, it Nucle, ignore i, ielse Return Now -
1665546 1665552 1665554 166552	105737 10354361 113737 113755 109755	177560 177562	179616	GETOLI	н н н н н н н н н н н н н н н н н н н	K BDIS CETOL K BOIB & DL1108 CETOL CETOL	JDID USER TYPE A CHARACTER? 100, go back and check host hachine 1move the character to the host. 1and check again for input.
						THE "GET CHARACTER" R	0UTINE
166564 166578 166578	864737 829827 801825	166516 804175		GETCHRI	N N N N N N N N N N N N N N N N N N N	PC.GETDL Char,#altmod Getext	JGET A CHARACTER FROM THE MOST NOW. - Jis it an "Altmode" - JNO. Exit Nov.
166576 1666876 1666827 166682 166646 166614 166614 14	084737 • 20827 • 20827 • 20827 • 20827 • 20827 • 201815	166516 000114 000122			80 80 7 8 2 2 1 2 8 8 2 1 2 1 2 1	РС,66 СНАЯ,46 СОНАЯ,46 СОНАЯЯ,4 СПАА8,4 СПАА8,4 СПАА8,4 СПАА8,4 СПАА8,4 СПАА8,4 СПАА8,4 СПАА8,4 СПАА8,4 СПАА8,4 СПАА8,4 СССССССССССССССССССССССССССССССССССС	IYES, GET ANDTHER ONE NOW, IIS IT AN "L" IYES, START LOALING NOW, IYES, START LOALING NOW, IIS IT AN "R" INO, IGNORE THE ALTMODE AND JUST RETURN THE G
166616 166624	е12737 V 20137	173070 166060	007010	PRESTR	> d 0 X X 7	#DISTOP.JMPADD=2 RESTRT	IVES, RESEO, STOP DISPLAY BY INSERTING P "DIS JINSTRUCTION IN THE BUFFER, AND RESTACO,

			\$ \$		THE "GET A SIX BIT	CHARACTER" ROUTINE
			·			
16663Ø 166634 16664Ø 166642 166646	004737 20027 2002517 025027 033114	166564 900040 900137	GETSIXI	JSR CMP BLT CMP BGT	PC,GETCHR CHAR,#40 _,BAD CHAR,#137 _,BAD	JGET A CHARACTER NOW, IIS IT A LEGAL PRINTING CHARACTER? JNOPE, ABORT JIT'S BIG ENCUGH, IS IT TOO BIG? JYEP, ABORT,
16665Ø	JJØ207		GETEXTI	RŢS	PC	IRETURN TO THE CALLER,
			3 8 3		THIS OUTPUTS TWO CH JSR SCAN,OUTLIT 'TWO CHARACTERS'	HARACTERS VIA 1
166652 166656 166662	112337 112337 200203	175616 175616	OUTLITE	MOVB Movb RTS	SCAN)+,DL110B SCAN)+,DL110B SCAN	IDOUBLE BUFFERED Jreturn
			1		THE "GET AN EIGHT E	BIT CHARACTER" ROUTINE
))]]]]		THI IN THAT IT Them For Th On We Will Registers, Register "L Physically	IS ROUT INE DIFFERS FROM THE PREVIOUS ROUTIN WILL TAKE SIX BIT CHAPACTERS 4ND ASSEMBLE HE LOADER TO USE, NOTE THAT FROM THIS POINT SWITCH TO THE DADER DEFINITIONS OF THE THUS THE CHARACTER IS RETURNED IN .BYT" RATHER THAN CHAR ITHOUGH THEY ARE THE SAME).
166664 166670 166672 166674	04737 13046 125723 000163	166630	GETOI	JSK Mov TST JMP	PC,GETSIX _,BYT,=(SP) {INDEX)+ ~ET8TB=2(INDEX)	IGET A SIXBIT CHARACTER, ISAVE I TON THE STACK, Iupdate index to next item (all are) Iand Dispatch According to the index.
166709 166702 166704	030404 003416 000432		GETØTBI	BR BR BR	GET81 GET82 GET83	IINDEX=2: ASSEMBLE FIRST CHAR IINDEX=4: ASSEMBLE SECOND CHAR ;INDEX=6: ASSEMBLE THIRD AND LAST CHA IINDEX=8: RESET INDEX TO 0 (2) AND RE

GET AND HER Call Call <thcall< th=""> Call <thcall< th=""> <th< th=""><th>535 536 537</th><th>166736</th><th>412723</th><th>A88872</th><th>GE T841</th><th>> 0 ¥</th><th>#2,1NDEX</th><th>ITHE FOURTH INDEX IS THE SAME AS THE FIRST IINDEX, JUST RESET IT AND FALL THROUGH.</th></th<></thcall<></thcall<>	535 536 537	166736	412723	A88872	GE T841	> 0 ¥	#2,1NDEX	ITHE FOURTH INDEX IS THE SAME AS THE FIRST IINDEX, JUST RESET IT AND FALL THROUGH.
16771 16771 1677	5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1							
1 10070 1000 10070 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 100000 10000 10000 100	540	166712	464737	166630	GET31,1	USR S	PC,GETSIX	GET ANOTHER CHARACTER NOW:
X 100000 X 1000000 X 100000 X 100000 X 10	541	166716	513894 525523			204		INDE THROW AWAY LEFT MOST BITS OF
200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200	542	166720	8003CB			1 _ U 2 _ U 2 _ Z		
19777 19777 1000 1000 1000 19777 19777 1001 1001 1001 19777 1001 1001 1001 1001 19777 1001 1001 1001 1001 19777 1001 1001 1001 1001 19774 1001 1001 1001 1001 19774 1001 1001 1001 1001 19774 1001 1001 1001 1001 19774 1001 1001 1001 1001 19774 1001 1001 1001 1001 19774 1001 1001 1001 1001 19774 1001 1001 1001 1001 19774 1001 1001 1001 1001 19774 1001 1001 1001 1001 19774 1001 1001 1001 1001 19775 1001 1001 1001 1001 19775 1001 1001 1001 1001 19775 1001 1001 1001 1001 19775 1001 1001 1001 1001 19775	50	166722	300998					
100000 10000 10000 10000 10000 10000 10000 100000 100000 10000 10000 10000 10000 10000 100000 100000 10000 10000 10000 10000 10000 100000 100000 100000 10000 10000 10000 10000 100000 100000 10000 10000 10000 10000 10000 100000 100000 10000 10000 10000 10000 10000 100000 100000 10000 10000 10000 10000 10000 100000 100000 100000 10000 10000 10000 10000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 1000000 <	44	106724	0.400 AT					INFU SIX BIT CUADACTER WITH THE SIX
777 5777 5770 5770 5770 5770 5770 5770 5770 5770 5770 5770 100	υ 4 υ	166720	10110			ם ם שיי שיי		
7.10774 10070 10071 10011	546	166730	100308					PUTTER TO THE CONTRACT OF AND ACTEMPTED.
100 100 <td>547</td> <td>166732</td> <td>1.86116</td> <td></td> <td></td> <td>2010 2010</td> <td></td> <td>LATER LOCATED AT TO THE LATER T</td>	547	166732	1.86116			2010 2010		LATER LOCATED AT TO THE LATER T
16770 402.07 402.07 402.07 402.07 404.07 <td>548</td> <td>166734</td> <td>012670</td> <td></td> <td></td> <td>> 0 1</td> <td></td> <td></td>	548	166734	012670			> 0 1		
55 10010 114 </td <td>549</td> <td>166736</td> <td>aøø267</td> <td></td> <td></td> <td>KIV</td> <td>5</td> <td></td>	549	166736	a ø ø267			KIV	5	
351 16740 161 11	550							
55 105478 06102 1011 11111 11111 1111 1111	551					ļ		1111 5500.0 7.14540450 10 COF140 5000
551 1971 111 111 411 411 411 551 19617 19617 19617 19617 19617 551 19617 19617 19617 19617 19617 551 19617 19617 19617 19617 19617 551 19617 19617 19617 19617 19617 551 19617 19617 19617 19617 19617 551 19617 19617 19617 19617 19617 551 19617 19617 19617 19617 19617 551 19617 19617 19617 19617 19617 551 19617 19617 19617 19617 19617 551 19617 19617 19617 19617 19617 551 19607 19617 1001 19617 19617 551 19607 11011 1001 1001 1001 1001 551 19617 10011 1001 1001 1001 1001 551 19607 19611 1001 1001 1001 1001 551 196019 19610 1001 <t< td=""><td>552</td><td>166740</td><td>03630<i>0</i></td><td>•</td><td>GET821</td><td>ASL</td><td>L, BYT</td><td></td></t<>	552	166740	03630 <i>0</i>	•	GET821	ASL	L, BYT	
55 16074 1001 101 <td< td=""><td>553</td><td>166742</td><td>006300</td><td></td><td></td><td>ASL</td><td>L, BYT</td><td>JTHE 4 RIGHT BITS OF THE FALVIDUS CHANAGTER</td></td<>	553	166742	006300			ASL	L, BYT	JTHE 4 RIGHT BITS OF THE FALVIDUS CHANAGTER
555 1007 100	554	166744	196370			ASLB	L, BYT	JAND THE FOUR MIDDLE BITS OF THE PRESENT
555 165755 16575 16575 <	55.5	166746	106104			ROLB	HOLD	18 BIT CHARACTER,
71 10015 <td< td=""><td>1 2 2 2</td><td>166750</td><td>126323</td><td></td><td></td><td>ASLB</td><td>L,BYT</td><td>JWE WILL CREATE THE NEW A WIT</td></td<>	1 2 2 2	166750	126323			ASLB	L,BYT	JWE WILL CREATE THE NEW A WIT
86 16075 <td< td=""><td></td><td></td><td>0.110</td><td></td><td></td><td>ROLB</td><td>HOLD</td><td>JIN THIS REGISTER, SINCE IT</td></td<>			0.110			ROLB	HOLD	JIN THIS REGISTER, SINCE IT
96155 16015 10016	20					ASLB	. 841	IMORE CONVIENT, WE WILL MOVE OVER THE
100702 100702 10070 10070 10070 100702 100702 10070 10070 10070 100702 100704 10070 10070 10070 100702 100704 10070 10070 10070 100702 100704 10070 10070 10070 100702 100704 10070 10070 10070 100702 100704 1000 1000 1000 100703 100704 1000 1000 1000 100704 10000 1000 1000 1000 100704 10000 10000 10000 10000 100000 10000 10000 10000 10000 100000 10000 10000 10000 10000 100000 10000 10000 10000 10000 100000 10000 10000 10000 10000 100000 10000 10000 10000 10000 100000 10000 10000 10000 10000 100000 10000 10000 10000 10000 100000 10000 10000 10000 10000 100000 10000			4			ROL B		IANSWER AT THE END.
166776 166777 166776 166776 16677 16777 167767 167767 167767 167767 167767 167767 167767 167767 167767 1677777 167777 167777	5	100/00				A ISA		IONE MORE TO GO
1007554 1007554 100756 100756 1007555 105756 105756 105756 100775 105756 126674 1000 100775 126774 1000 105156 100775 126774 1000 105156 100775 126774 1000 1000 100775 126774 10010 1100 1007 126774 10010 1100 1007 126774 10010 1100 1007 10010 1100 1100 1007 10001 1100 1100 107 10001 1100 1100 107 10001 1100 1100 107 10001 1100 1100 107 10001 1100 11001 107 107 107 107 107 107 107 107 107 107 107 107 107 107 105 107 10001 1000 107 107 107 <	0	100762						I DDNF .
66776 166776 11604 166776 11604 166776 11604 166776 11604 166776 11604		100/00T						IBRING OVER THE VALUE.
65 160710 041207 667 160772 04010 16011 667 160774 160774 16011 667 160774 1001 187 175 667 160774 1001 187 1617 667 160774 1001 187 1617 667 160774 1001 187 1617 667 16070 16010 187 1618 731 19746 1001 187 16714 731 19747 1001 187 16714 731 167019 10010 187 16714 731 167019 10010 187 1671 731 167019 10010 187 1671 733 167019 10010 187 1671 733 167019 10010 187 1671 771 167019 1001 187 171 773 167019 171 171 171 777 167019 171 1	N 1	100/04	2 T 2 T 2 T 2			202		IAND REMEMBER THE LAST OMARACTER WE RECEIVED
665 166779 166778 166774 1676176 1676176 1676176 1676176 1676176 1676176 1676174 167776 1676176 167776 1676176 1676176 1676176 167777 1677676 1676176	503	100/00	# 7 0 7 T S					TAND RETIRN TO THE CALLER.
55 166772 306130 56 166772 306130 56 166774 16774 56 166774 16774 56 166774 16774 56 166774 16774 56 166774 16774 56 166774 16774 56 166774 16774 56 166774 16774 56 166774 16774 56 166774 16736 56 166774 1266074 56 166774 10674 57 16704 10674 57 16704 16704 57 16704 16704 57 16704 16704 57 16704 16704 57 16704 16704 57 16704 16704 57 16704 16704 57 16704 16704 57 16704 16704 57 16704 16704 57 1670	564	166770	202020				2	
55 166772 336130 GET431 ROL L,BYT 56 166774 166774 166774 166774 166774 56 166776 266074 106120 B175 951441 B175 56 166776 266074 10612 L,BYT 16714 B175 951471 56 166704 106070 160474 10610 10714 10714 10714 10714 57 167044 106070 107010 10714 10714 10714 10714 57 167044 106070 10710 10714 10714 10715 57 167044 106070 10710 10714 10714 10715 57 167044 106070 10710 10714 10714 10714 57 167044 106070 10714 10714 10714 10714 57 167044 106070 10714 10714 10714 10714 57 167044 106070 10714 10714 10714 10714	565							
657 166772 266120 658 166774 266120 659 166774 266120 659 166774 266120 659 166776 266120 659 166776 266120 659 166706 266120 771 167030 136677 771 167032 136677 771 167032 136677 771 167032 167047 771 167047 167047 771 167047 167047 771 167047 167047 771 167047 167047 771 167047 167047 771 167047 167047 771 167047 167047 771 167047 170047 771 167047 170047 771 167047 170047 771 167047 170047 771 167047 170047 771 167047 170047 771 167047 170047	566					. 1		I TINT TABATTED IS FACK THIST A
58 166774 166140 50 166774 166140 50 167330 166440 71 107032 706874 71 107032 706874 71 107032 706874 71 107032 706674 72 107044 107 73 107044 107 74 107 107 75 10704 107 75 10704 107 75 10704 107 75 10704 107 75 10704 107 75 10704 107 75 10704 107 75 10704 107 75 10704 107 75 10704 107 75 10704 107 75 10704 107 75 10704 107 75 10704 107 75 10704 107 75 10704 107	567	166772	506100		GET331	ROL		
505 165776 226004 771 157005 196007 771 157004 196007 771 157004 196007 771 157004 196007 771 157004 106010 771 157004 106010 773 157004 1060726 775 157004 106010 775 157004 106010 775 157004 10010 775 157004 10010 775 167019 10011 775 167019 10011 775 167019 10011 775 167019 10011 775 167019 10011 775 167019 10011 775 167019 10011 775 167019 10011 775 167019 10011 775 167019 10011 775 167019 10011 775 167019 10011 775 167019 10011 <td>568</td> <td>166774</td> <td>126130</td> <td></td> <td></td> <td>KOL R</td> <td></td> <td></td>	5 6 8	166774	126130			KOL R		
167030 196070 167030 196070 71 167042 196070 167014 160070 77 167016 167016 167010 167016 77 167018 167010 1877 1877 775 167018 167019 1877 1874 775 167018 167019 1877 1874 775 167018 167019 1877 1874 775 167019 1877 1874 1874 775 167019 1877 1874 1874 775 167019 1877 1874 1874 775 167019 1877 1874 1874 775 167019 1877 1874 1874 775 167019 18727 1970 11674 775 167019 1877 1874 1970 777 167019 18727 1970 11674 777 167019 18727 1970 11674 777 167019 18727 10744 11	569	166776	026004			202		
771 167002 160000 772 167004 106000 773 167005 1071 755 167005 1072726 755 167005 1072726 755 167005 1072726 755 167005 107272 755 167010 17114LLY 755 167012 140005 755 167012 140005 755 167012 140005 755 167012 140005 755 167012 140005 755 167012 140005 755 167012 140005 755 167012 140005 755 167012 140005 755 167012 140005 755 167012 140005 755 167012 140005 755 167012 140005 755 167012 140005 755 167012 140005 755 167012 140005 755 167012 140	570	167030	1360961			HOK B		
572 157804 165000 573 167006 40019 574 167006 407726 574 1670019 444 577 (59)4 573 1670019 444 574 1670019 444 577 (59)4 167004 579 167019 444 570 1114 440 571 (59)4 16704 573 16704 146 574 17400 146 575 17400 146 575 17400 146 575 17400 146 575 17400 146 575 17400 146 575 17400 146 575 17400 146 575 17400 146 575 17400 146 575 17400 146 575 17400 146 575 17400 146 575 17400 146	571	167092	206004			YOY		
373 167096 167096 15726 5774 167010 17111 14111 5775 167010 17111 14111 5775 167010 17111 14111 5775 167010 17111 141111 5775 167010 17111 14111 5775 160010 17111 14111 5775 17111 17111 17111 5775 17111 17111 17111 5775 17111 17111 17111 5775 17111 17111 17111 5775 17111 17111 17111 5775 17111 17111 17111 5775 17111 17111 17111 5775 17111 17111 17111 5775 17111 17111 17111 5775 17111 17111 17111 5775 17111 17111 17111 5775 17111 17111 17111 5775 171111 171111 17111	572	167094	1060390			BYON		
16 19 19 19 19 19 19 19 19 19 19 19 19 19	573	167006	M05726			151	C 2 P) +	
	574	167010	C03207			s la	5	
	515							
	576							
2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	577							
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	578				-			
6 -1 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2	579							
1 Q Q 4 Q 4 Q 4 Q 4 Q 4 Q 4 Q 4 Q 4 Q 4	590							
	581		7					
10 T T T T T T T T T T T T T T T T T T T	582							
1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	283							
	524							
86 597	8 8 9 9							
587	86							
	81							

21-15							
AGE							
16111							
26ª JUN=73							IE LOADER
10 10 2							Ĭ
MACDLX 6221622							SBTTL
GT40 ND MISC							
BOOTSTRAP FOR THI Communications							
х О и							
SCROLLING BOOT.T15	589	590	591	592	593	594	595

	ISTOP THE GT40 BY INSERTING A "DISTOP" IN THI	JRESET THE & BIT ASSEMBLER TO THE FIRST CHAR	ICLEAR THE CHECKSUM IGET A BYTE NOW, IIS IT A ONE (HEADER)? INO, WAIT FOR THE ONE,	IYES, SKIP OVER THE NEXT CHARACTER NOW,	JASSEMBLE A WORD NOW, JMOVE OVER TO THE COUNTER, JREDUCE TO ACTUAL DATA COUNT, Jany data at ALL? JNO, must be end a word now, iyes, assemble a data word now, iyes, assemble a data word now,	JGET A BYTE OF DATA NOW. Jall Done? Jyep, counter is minus; check checksum. Johecksum good, get next command.	AD LOAD INFORM HOST Isend Altmodf B Jand Restart The Display.	JINSERT RYTE INTO MEMORY. Jand Get The Next Byte,	JASSEMBLE AN 8 BIT CHARACTER NOW, Jupdate The Checksum now, Jdecrement The character counter, Jand Return to The Caller Now,	
THE LOADER	#DISTOP,JMPADD=2	INDEX		PC.L.PTR	PC≷L.6%RD +##+.8C 44.L.8C +2.L.8C PC.0MP FC.0MP FC.5%RD FC.5%RD FC.1.5%RD	1000 1000 1000 1000 1000 1000 1000 100	SCANJOUTLIT 18/ Althed,18 Prestri	L.BYT.(L.ADR)+ L.LD3	РС, 6ЕТ8 L, 841, L, CKSM PC	
	ЛОМ	a 10	R D C C R D C C R D C C R D C C	JSR		8 - 4 8 C 6 - 4 8 C 6 - 4 6 7 6 8 - 4 6 8 - 7 8 - 6 8 - 7 8	JSR • BYTE BR	и 0 м В R V В R	A C S R R C C C R S C C C S	
	LOADER		۱ • ۲ ۵۵			۲.۲۵3	L, 8401	L • L Ü 4 1		
	007010									
	173000		167114	167114	167126 888884 988884 167126 167126	167114	166652 182		166664	
	12737	M05003	005075 004737 135308 01373	784737	555 555 555 555 555 555 555 555 555 55	r 34737 F 82975 1 25785 601751	\$\$\$4337 175 888646	1119021 080765	444737 862045 825382 988287	
	67912	67920	167022 167024 167030 167032	L67034	100 100 100 100 100 100 100 100 100 100	167966 167872 167874 167874	167198 167184 167196	67110 67112	67114 67120 67120 67122	

P A G G F 1 1 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4		JAND SAVE JT. Jand Thev get another one, Jand Then Reassemble the Mess, Juith the Fearsome power of the 11,	JAND RETURN TO THE CALLER.	IALL DONE WITH THE LOAD, ASSEMBLE Ithe Starting Address Now, Iand Don't Forget to checksum it.	JA BAD CHECKSUM, ALL IS EVIL.	JEGOD CHKSUM,INFORM HOST Juith Altmod G	JDO WE WANT TO START EXECUTION? JYES, AWAY WE GO.	ILF NOT, MALT.	JIF GO. THEN GO ALREADY, WHEEEE!			
16111												
-1 26-JUN-73		L, BYT, = (SP) PC, L, PTR L, BYT (SP)+, L, BYT	D	PC.L.GWRD L.BYT.=(SP) PC.L.PTR	L.CKSA BAC M	SCAN,OUTLIT Altmod,'G	#1.(SP) L.JAP1		+ (dS) =			
22(622)		MOV USK Birab Birab	RTS	HOR NOR NOR	TSTB BNE	JSH BYTE	81T 860	HALT	۲ ع			
MACDLX 6	1			I dwp -				L.HALT!	с С			
GT 4 Ø												
FOR THF	DER	167114		167126 167114	2 2 1	166652 107	100001					
DTSTRAP	THE LOAL	919640 884737 888337 8588 8588	a63287	1084737 819046 834237	105705 001346	ng4337 175	232716 001401	ថ្ងីបុន្នស្ត្	м а0136			
D A DO	1 2 4 4	167132 167134 167134 167140	167144	167146 167152 167152	167160 167162	167164 167170	167172 167176	167296	167292			
SCROLIN	800T.T15	6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	000000 105 1050 10 1000 000	0000 0000	00 00 104	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000 000 000 000	101	0 0 0 0 0 0 0 0 0 0 0 0 0 0 4 0 0 0 0 0	0000 1000	00000 50000 00040	6666 884 987 987

AGE -15	IS GT40 QUICK TEST IGIVE3 QUICK VISUAL TEST JOF CONDITION OF MACHINE JWITHOUT READING IN DIAG.																													ISANG ON			JLOAD GRAPH INCH	INTENSIFY BIT	JBIGGEST X VECTOR	JULGERST Y VECTOR	THE HINGS BIL	JBIGGEST X IN SHOR VEC		MINUS BIT FOR Y IN SHORTVEC
16111	STHI																																							
26-JUN-73																																								
MACDLX 6221622		CHARE1 NO 000	SHORTVE184000	POINTE114000	GRAPHX=120000			INTOS ZAGO	1NT1=Z200			INT5=3200	INT6=3400	1 NT7=3640	LPOFFE100	LPONE140	BLKOFFEZO	BL XON BOD	L I NE0=4	[]NE1=5	L INE2=6	L I NE 3#7	0 MP=160000	0N0P=164000	STATSA#170000	0210P=1/3404	LPL17E=300		174 0 = 40 - 7 4 - 40			STATSB=174000	1 NCH=100	INTX=40000	MAXX=1777	MAXY=1677		MAXSXE17600	MAXSYE77	M I NSUY=100
THE GT40																																								
ROM BODISTRAP FOR The Loader		100020	164006	114800	120000	124000	10000	00200	202240	554N255	00000000000000000000000000000000000000	5 D 3 2 3 0	003400	003690	00100	00140	020020	000030	0.0004	200005	00000	<u> </u>	169000	164000	173892	173400	002300	000200	000040		8	174300	5. 6. 9. 1. 10. 6	2400 2400 2000	091777	601377	022000	02000 017600	000077	r00100
SCROLLING BOOT.T15	1087 669 699 699 699	695	696 201	698 698	669	100	707	703	194	5	101	708	709	710	117	713	714	715	715	718	614	728	722	723	724	725	727	728	729	907	732	134	135	737	738	739	740	141	743	744

167214 17268 HOV #FILEBGT48PC ISTATTTE CTAN 114028 FILEB1 POINTELKOFF POINTELINES POINTELINES 114028 FILEB1 POINTELKOFF POINTELINES POINTELINES 112000 FILEB1 POINTELKOFF POINTELINE POINTELINES 112000 PULS POINTELINE POINTELINE POINTELINE 112000 PULS POULINTELINE POINTELINE POINTELINE 112000 PULS PULS POULINTELINE POINTELINE 112000 PULS PULS PULS PULS 11200 PULS PULS					
C12771 1572.4 17200 1572.4 17200 150141-114 6 150141-114 6 150141-114 6 150141-114 150144 150144 150144 </th <th></th> <th></th> <th></th> <th></th> <th></th>					
600011 111<	C12737	167214 1728	990	MOV #FILE0.GT40PC	ISTART THE GTAD
114028 FILE01 0014T18LK0F 17014T-1NUISIBL 112044 112044 1014118L 1014118L 112045 100511412 10044 1014118L 112045 100511412 10044 1014 000000 112045 10040111721L1161 10044 1014 010000 113370 00001114111 10044 1014 101 0111400 10135114X 10040111411 10044 101 101 0113370 00001114111 100511412 10044 101 101 0114000 1114800 100511163 10044 101 101 0114000 114400 100511113 10044 101 101 0114000 100511113 100511113 10044 101 101 0114000 100511113 100511113 10044 101 101 0114000 100511113 100511113 100511113 10044 101 0114000 00000000 1005111113 100500 </td <td>638661</td> <td></td> <td></td> <td></td> <td>J TAM DAA</td>	638661				J TAM DAA
R88800 Rax R88000 Rax </td <td>114020</td> <td>×</td> <td>FILEDI</td> <td>POINTIBLKOFF</td> <td>POINTINVISIBLE</td>	114020	×	FILEDI	POINTIBLKOFF	POINTINVISIBLE
П01.277 11.2.004 11.2.004 11.2.004 11.2.004 11.2.004 11.2.006 11.2.0	200000			Q	
1126/04 106/04 1106/04 106/0	001377			MAXY .	
041777 041277 0 <td< td=""><td>112004</td><td></td><td></td><td>LONGVIINTØILINEØ</td><td>JDRAW TOP LINE</td></td<>	112004			LONGVIINTØILINEØ	JDRAW TOP LINE
Page 2: Description Description <thdescription< th=""> <thdescription< th=""> <th< td=""><td>041777</td><td></td><td></td><td>INTXIMAXX</td><td></td></th<></thdescription<></thdescription<>	041777			INTXIMAXX	
112.405 1000011NT21LINE1 10000 0.448800 0.0177 10000 10000 0.413377 0.0177 10000 10000 0.413377 0.0177 10000 10000 0.413377 0.0177 10000 10000 0.413377 0.0177 10000 10000 0.413377 0.0177 10000 10000 0.413377 0.0000 10000 10000 0.413377 10000 10000 10000 0.413377 10000 10000 10000 0.413377 10000 10000 10000 0.414800 00100 10000 10000 0.414800 00100 10000 10000 0.414800 00100 10000 10000 0.414800 00100 10000 10000 0.414800 00100 10000 10000 0.414800 10000 10000 10000 0.414800 10000 10000 10000 0.414800 10000 10000 10000 0.414800 10000 10000 10000 0.414800 10000 10000 10000 0.414800 10000 10000 <td></td> <td></td> <td></td> <td>3</td> <td></td>				3	
640000 INTX	112405			LONGVIINTZILINE1	
021377 021377 000000000000000000000000000000000000	040000				JDRAW LINE TO RIGH
113376 10RAW BOTTOH LINE 641777 041777 641777 041777 113477 04177 113477 04177 113477 04177 113477 04177 113477 04177 113477 04177 113477 1074 113477 1074 11480 0010 11480 0010 11480 0010 11480 1070 11480 1070 11480 1070 11480 1070 11480 1070 11480 1070 11480 1070 11480 1070 11480 1070 11480 1070 11480 1070 11480 1070 11480 1070 11480 1070 11480 1070 11480 1080 11480 1080 1148	021377				
113477 10RAW BOTTON LIN 113477 108200 113477 108200 113477 108200 114000 1087 114000 1080 114000 1080 114000 1080 114000 11400 114000 11400 114000 11400 114000 11400 114000 11400 114000 11400 114000 11400 114000 11400 114000 11400 <	7002 **			- ONGV - 1 N + 4 + 1 + N F 2	
к в 7860 0 11347 11347 11347 11347 11347 10000 114400 10000 114400 10000 114400 10000 114400 10000 114400 1000 114400 1000 106600 500 106600 500 106600 500 106600 500 106600 500 106600 500 106600 500 106600 500 106600 500 106600 500 106600 500 106600 500 107777 500 107777 500 114000 1000 114000 1000 114000 1000 114000 1000 114000 1000 114000 1000 114000 1000 114000	1775 1777 1777				JDRAW BOTTOM LINE
13477 13477 13477 114908 114908 114908 114908 108309	03060 			0	
1134/7 1134/7 1148/8 1148/					
940000 9400 1044 10844 1084 1084 1084 1084 1084 1084 1084 1084 1085	113427			LONGVIINTGILINES	
081377 114800 114800 114800 106200 106200 106200 106200 106200 106200 106200 106200 106200 106200 106200 106200 106200 106200 106200 1060000 1060000 1060000 1060000 1060000 1060000 1060000 1060000 1060000 1060000 1060000 1060000 1060000 1060000 1060000 1060000 1060000 1060000 106000000000 10600000 10600000000	040000				997 C 941 C 840.
114000 106200 106200 106500 106500 106500 106500 106500 107777 107777 107777 1077677 1077677 1077677 1077777 10777777 1077777 1077777 1077777 107777 107777 1077777 107	001377			MAXY	
0114000 900 010000 500 010000 500 010000 500 010000 500 010000 500 010000 57777 010000 57777 010000 57777 010000 57777 010000 57777 01000 114000 01141000 114000 <tr< td=""><td></td><td></td><td></td><td></td><td></td></tr<>					
500 500 1002000 500 1002000 500 1002000 500 1002000 500 1002000 500 1002000 500 1002000 500 1002000 500 1002000 500 1002000 500 1002000 500 1002000 500 1002000 500 1002000 500 110000 1000 11000 1000 11000 1000 11100 1000 111000 1000 11100 1000 11100 1000 11100 1000 11100 1000 11100 1000 11100 1000 11100 1000 11100 1000 11100 1000 11100 1000 11100 1000 11100 1000 11100 1000 11100 1000 11100 1000 11100 1000 11100 1000 11100 1000 11100 1000	114000				
106200 54087 viint 106600 57677 106600 57677 106600 57677 107777 54087 viint3 107777 57777 107777 54080 114000 54080 114000 5407 114000 5407 123032 5407 133037 57777 133037 57777 133038 580 133037 57777 133038 580 133038 580 133038 580 133038 580 133038 590 133038 590 133038 590 133038 57777 137777 577777 137077 577777 114008 1 114008 1 114008 1 114008 1 114008 1 114008 1 114008 1 114008 1 114008 1 <					
196690 14400 197777 5408741117 1977777 5408741117 1977777 5408741117 197777 5408741117 197657 5408741117 197657 5408741117 197657 5408741117 114000 57777 114000 14000 114000 14000 114000 14000 114000 14000 114000 14000 114000 14000 114000 14000 114000 14000 114000 14000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 114000 <td></td> <td></td> <td></td> <td></td> <td></td>					
106680 540RTV!INT3 1.407 107777 57777 540RTV!INT5 1077777 57777 540RTV!INT5 1077777 540RTV!INT5 74077 107677 540RTV!INT5 74077 107677 57777 540RTV!INT5 114000 74077 7407 114000 7400 1.400 114000 1400 1.400 133630 1400 1.400 133630 1400 1.400 133630 1400 1.400 133630 1400 1.400 133630 1400 1.400 133630 1400 1.400 133630 1400 1.400 133630 1400 1.400 133647 1.717 1.1400 133647 1.7412 1.1400 114000 1.400 1.400 114000 1.400 1.400 114000 1.400 1.400 114000 1.400 1.400 114000 1.400 1.400 114000 1.400 1.400 114000 1.400 1.400 114000 1.400 1.400 114000 1.400 </td <td>257577</td> <td></td> <td></td> <td>57677</td> <td>****</td>	257577			57677	****
277677 77677 1.×× 277777 277777 54087711115 1.×× 114008 57777 57777 1.×× 257777 57777 57777 1.×× 257777 57777 57777 1.×× 257777 57777 57777 1.×× 260500 500 500 1.×× 260570 5010 1.×× 1.×× 260577 500 1.4408 1.×× 277777 57777 1.×× 1.×× 277777 57777 1.×× 1.×× 277777 957777 1.×× 1.×× 277777 957777 1.×× 1.×× 277777 957777 1.×× 1.×× 277777 957777 1.×× 1.×× 277777 97777 1.×× 1.×× 277777 957777 1.×× 1.×× 277777 957777 1.×× 1.×× 277777 957777 1.×× 1.×× 277420 1.14008 1.×× 1.×× </td <td></td> <td></td> <td></td> <td>SHORTV: INT3</td> <td>-</td>				SHORTV: INT3	-
107777 54087VIINT5 1-X-V 07777 57777 57777 187688 54087VIINT5 1-X-V 114088 54087VIINT5 1-X-V 114088 54087VIINT5 1-X-V 114088 54087 57777 1350578 5008 500 1350577 57777 57777 1350577 57777 57777 14088 56677 57677 135057 57777 57777 14088 77677 57777 114088 700 1-X-V 114088 77677 57777 114088 77677 57777 114088 700 1-X-V 114088 114088 1-X-V 114108 114088 1-X-V 114108 11408 1-X-V 114108 11408 1-X-V 114108 1-X-V 1-X-V 114108 1-X-V 1-X-V 114108 1-X-V 1-X-V 114108 1-X-V 1-X-V 114	077677			77677	× • × • 1
77777 77777 77777 107570 57777 57777 114008 114008 57777 114008 14008 133030 5808 133030 5677 133030 5677 133030 5677 133030 5808 133030 5808 133030 5808 133030 5677 133030 5677 133030 57777 133030 57777 114000 1.400 <td>107200</td> <td></td> <td></td> <td>SHORTVIINT5</td> <td></td>	107200			SHORTVIINT5	
187620 57777 57777 57777 881488 881488 881488 9881488 9881488 9881488 9881488 97677 87677 77677 77677 77677 77677 77677 77677 77677 77677 77677 77677 777777	077777			77777	¥-×-1
57777 114008 114008 133038 133038 133038 133038 133038 133058 133058 133058 133058 1400 133058 1400	107620			SHORTV! [NT7	
114000 114000 133030 133030 133030 133030 133030 133030 133030 133030 133030 133030 133030 133030 133030 133030 140000 140000 140000 140000 140000 140000 140000 140000	057777			57777	2 + X = 1
114000 001400 001400 000500 000500 000500 12005 1200 11400 1140000 1140000 1140000 1140000 1140000 114000 114000 1140000 114					
2 001400 9 00500 1 3 5 0 5 0 1 5 5 0 7 1 5 7 6 7 1 6 7 6 7 1 1 4 0 6 1 1 1 4 0 6 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	114000			POINT	
Н 000500 133030 133030 133030 133030 14	2 001400			1400	
133030 133030 FELATVIINTAIBLKON 657677 57677 57677 857777 57777 1.**** 857777 7767 7767 857777 7777 1.**** 857777 7777 1.**** 857777 7767 1.**** 857777 7777 1.**** 857777 7777 1.**** 857777 7777 1.**** 857777 7777 1.**** 857777 7777 1.**** 857777 7777 1.**** 857777 7777 1.**** 857777 7777 1.**** 814400 1.**** 1.**** 8114420 1.1*** 1.**** 8114420 1.**** 1.**** 8114420 1.**** 1.**** 8114420 1.**** 1.**** 8114420 1.**** 1.**** 8114420 1.**** 1.**** 8114420 1.**** 1.**** 8114400 1.***** 1.*****	4 000500			200	
657677 677677 77677 77777 877777 877777 77777 77777 57775 577775 57775 577777 577777 577777 577777 577777 577777 577777 57777777 577777777	133030			RELATV! INTA! BLKON	2
277677 277777 277777 277777 277777 5777 577777 577777 57777 577777 577777 577777 577777 577777 577777 577777 5777777 5777777 5777777 57777777 577777777	0.57677			//0/6	
077777 077777 057777 057777 057480 070480 070480 070480 07077 00017 114600 114600 1187 084PH MDDFS 1187 084PH MDDFS 1187 084PH MDDFS 1187 084PH MDDFS 1180 1187 084PH MDDFS 1180 1187 084PH MDDFS 1180 1187 084PH MDDFS 1180 1	277677			77617	
057777 05777 114068 0604408 0604408 174126 174126 1787 GRAPH MDDFS 1040078 1040078 104078 10608 200	. 377775			7777	
114000 040400 040400 174120 174120 114000 114000 11787 GRAPH MDDFS 1000 1001000 200 200	057777			11116	
114068 000400 000400 174120 17420 114400 114000 1000 1000 200 200 200					
000400 000100 174120 174120 114000 1000 1000 1000 200 200 200 200	114000				
980102 174126 174126 1144000 1148000 100000 10000 200 200 200	000400				
174120 114800 114800 161800 180800 18080 18080 2808 2808	001000				
114830 161870 1808237 280	174120			STATSBIINCR+20	JTRY CRAPH MOURS
101010 000200 200	114000			POINT	
2020202 2000 2000 2000 2000 2000 2000	061070				
	ចព្ឋឲ្យខ្ល			200	

SCRULLI BOOT.T1	NC BOM	BOOTSTRAP FO The Loader	R THE	G T 4 0	MACDLX	622(622) •1	26=UUV=75	16111	AGE	
299	167336	129896				GRAPHX				
840	167340	010100				1010				
801	167342	0201020				1020				
892	167344	901034				1030				
843	167346	001040				1040				
804	167350	301050				1050				
805										
826	167352	114000				POINT				
807	167354	001000				1001				
838	167356	001200				1200				
809										
810	167360	124000				GRAPHY				
811	167362	031020				1020				
812	167364	021030				1030				
813	167366	901040				1040				
814	167370	201050				1050				
815	167372	NO1060				1000				
816										
817	167374	160000				9 MP				
818	167376	167214				FILEO				
819				7						
820										

1-18																								
PAGE																								
16111																								
26€JUN=73																								
622(622)=1																								
XICDAM																								
GT 4 Ø																								
ЗHЕ																								
BOCTSTRAP FOR The Loader																								
M M M									-															
SCROLLING BODT.T15	822 823	824	825	826	828 828	829	830	831	832	833	834	835	836	837	838	839	840	841	842	843	844	845	846	847

LGILL PAGE Z		SHIGH SPEED READER ADDRESS	LOW SPEED READER ADTRESS		ISET MEMORY CHECK LIMITS	JTHAP ADDRESS IS LOC. 4	POINTER TO DEVICE ADDRESSES	IPRESET TRAP AUDRESS IN LOC. 4	STACK SET UP AT SPECIAL ADDRESS	GET DEVICE ADDRESS	CHECK AVAILABILITY OF DEVECT	CHECK DEVICE FOR ERRORS	JRESET TRAP AUURESS AT LUCE 4	SPECIAL ADDRESS USED AS MASK LATER	JOO MEM CHKIREADER STATUS AUURESS		SET REX7752 MASK IN BURKS	JETORE OWN ADDRESS IN POINTEW	JGET BYTE POINTER	JENABLE READER	JTEST DONE BIT	PRATT UNTIL KRAUV		STATE FULLER			STRUCTURE DOVE	JOU L'ALCUIN AU DIANUM	NOT CHANCE THE ORDER		ILOW SPEED READER	HIGH SPEED READER
MACDLX 022(622)-1 26-JUN=73 1	I DAPER TARE 300T	HSR#177550	LSR=177560	.=ORIGIN+140%	PT0007 MOV #168200,R1	MOV #4 R7	<u>400 #057 +4 R3</u>	MOV PC RR2	MOV #24 SP	DEV11 MOV - (R3), R4	TST CR4	BMI DEV1		MOV #24 5P	MOV R4 F(R1)		BIC SPART	HOV RALA	LOOPI MOV GRIAR	1 NC 3 R 4										J DEVICE AUNKESSES FULLUM - DO		INT
G ROM BOOTSTRAP FOR THE GT42 The Loader		17755@	177560	167462	147100 212701 160000	167404 112742 700004	167410 v12733 167500	167414 c10712	167416 012736 30224	167422 814334	167424 885714	167426 19775	167430 213712	167432 012796 000024	167436 212441		167440 @40631	167442 110111	167444 011132	167446 505214	167450 135714	167452 100376	167454 116412 NØØØØ2	167460 255211	167462 126227 800375	167456 091366	16747Ø 105222	167472 209142				10/4/4 1//2000 167476 177550
SCROLLING	8 8 8 8 8 8	୫ ଅ ଅ ଅ ଅ ଅ	853	90 0 7-10 4-10	2 00 1 10 1 10	020	- 100 - 100	859	e S S M	T Q m	N S M	199 199 199 199	m64	19 m	r 9¥m	367	368	69m	m72	171 1	372	104 m	m74	m 75	876	877 1	878	879	880	881		0 0 0 4 0 4

		1 CONTROL WHD STATUS REGI				FOR P C	OLDS DOK OF COMMANO TABI	RY PT _ ANO OPTA FLAS	BITS	AND FROM TARLE TO THES	COMM -D CODE NED - DITT	READ AND TARED BITS IN 1	TIL SOMETHING COMES UP	NCE MEMORY POINTER	INUSI TRY NEXT COMMAND	DATA INTO MEMORY	T BYDE READ SHOULD BE 1241	K., GO KEAD ANDTHER BYTE	UN ARDOR	ANT ON CUNINE					E 24Ø1 READY+T-REQ.	E 371 ILBS+READY+60			E 243 READ+1LBS E 224: BEAD+11BS+S D TABLE	E ARE FILLER WORDS	R UP NECTOR AND PALONITY	
		;⊺A … 1			SELE	JOSE	I	I MEMO	; TEST	MMOOR	2613	TEST	1,000	ADVA :	I I I	I READ	IFIRS			J AE O	510.				I BYT	ΒΥT Ε				THES	E POWE	
				#TACS , RD	(BB)	PC, R1	#TABLE R1	#375,R2	(H1)+,R3	(81) + (80)		90%E R3.(R0)	100P2	R2	LOOP1	2(R0),(R2)	8 4 0 # 0	LOOP2		N LL N			2010	2	17648	1	2415		112024	0.0	TABOOT	340
TE ROO		2010	+1500	202	CLR	202	ADD	×0<	MOVB	H N D N D N		8118 8118	BEQ	I NCB	IMB	PNOM	CMPB	HEO	HALT		101	- n	- a E -	۲ ــــــــــــــــــــــــــــــــــــ	CY a 3		CHOM		MORD.	CHOM	MORI	NOR
		TACS=177	VISINO.	TABOOT		RESI			-			1000	-			-			STOPI					••	TABLE	6						
				177500			2 L 3 0 0 0	Sti 2526								000002	0200000													020020		
		177506	167522	12700	MØ5010	107010	062701	K12702	1121-3		2 T T Z T T	122410	101010 001776	185202	100772	116012	120337	001767	0000000	303755		alleve	100774	295077	917640	•	032415		112024	0 0 14 0 13 (3 (3	1 - 2 - 2 - 2	200340 000340
				167590	167504	167506	167510	167514	167520			107574		167532	167534	167536	167542	167546	167550	167552		107554	167556	1.67560	164562		167364		0 7 0 66			949in91
387	0 0 0 0 0 0 0 0	800	891	892	893	894	895	896	897	898	7.0	9 6 8 6 8 6	10	100	904	905	906	232	908	90,9	016	711	912	513	+ u + o	916	617	918	919	826		202

									2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
16111 PAGE 5	LOADER LISTING	JKEEP TRACK OF ORIGIN	JFIXED HEAD DISK (256 KW)	IMOVING HEAD DISK (CARTRIDGE)	JADDRESS OF WORD COUNT JLAST COMMAND JFIRST COMMAND JFIRST COMMAND JFIRST MASK JFRROR MASK	LADDRESS OF BYTE COUNT Last Command List Command Lirst Command Lone Mask Lerror Mask	HOVING HEAD DISK (PACK)	JGET THE ADDRESS OF THE BRANCH Ire to Point at Last command Jet the word count address Jet up for advance 1 record Imove rg to first command Jeommand word to command	ILOOK FOR DONE INDICATORS NONE SET, TRY AGAIN DONE FIRST FRY AGAIN LOOK FOR SET ERROR BITS NO ERRORS - TRY THE READ INCERORS - TRY THE READ REAUN FOR ERRORS REAUN FOR ERRORS
622(622)=1 26=JUN=73	B BULK STORAGE PROGRAM	N+1600	MOV PC.R2 HR 0THER 177462 5	HOV PC4R2 BR 0THER 177406 5	MQV PC.R2 BR 14PC.R2 177544 55 1603 24003 24003 24003 24003 24003 24003 24003 24003 24003 24003 24003 2003 2	MOV PCJR2 BR TAPES 60024 60011 2001 1000 1000 1000 1000 1000 100	MOV PC,R2 BR OTHER 176716	RESET MOV R2,R0 TST (0)+ MOV (0)+,R1 DEC (1) TST (0)+ HOV (0)+ (1)	811 (0).(1) BEG (*2) 151 (0). BEG 071ER LMP (2) F11 21 21 21 21 21 21 21 21 21 21 21 21 2
MACOLX	; MR11#D	.=0R1G1	RF111	R.K.11.	T G 1 1 1	TM118	RP111	TAPES	L L L L L L L L L L L L L L L L L L L
VG ROM BÖDTSTRAP FOR THE GT≜Ø 5 the Loader		167600	167608 010702 167602 200451 167604 177462	107640 0000002 167610 010722 167612 200445 167614 177406 167616 0000035	167628 M10722 167622 008417 167624 177344 167626 008065 167632 180805 167632 180808 167634 P24008	167636 810782 167648 808410 167642 172524 167644 862083 167646 862011 167652 1020208 167652 1022208	167654 R107M2 167656 W20423 167660 176716	167662 80005 167666 810200 167656 805720 167678 812801 167674 812801 167674 805310 167676 812841	167708 031011 167708 0310176 167704 031281 167718 031281 167712 000112 167712 000112
SCROLLI	925	926	86666 86666 86666 86666	00000000000000000000000000000000000000	00000000000000000000000000000000000000	00000000000000000000000000000000000000	00000000000000000000000000000000000000	9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	00 00 00 00 000 VV VV VV VV V 0 1 0 0 4 0 0 V 0

16111 PAGE 5-1		FIXED HEAD DISK (64KW)		LADRS OF WORD COUNT (COMMAND+2)	JCOMMAND WORD (5) IS THE RESET		IRE TO POINT AT WORD COUNT ADRS	IPOINT TO ADDRESS	INORD COUNT ADDRESS TO R1	JLQAD WORD COUNT	JCOMMAND TO COMMAND REGISTER	SCHECK FOR ERROR OR DONE	JIF NEITHER, KEEP LOOKING	JERROR, TRY AGAIN			JELLER	JRK POWER UP VECTOR		IRC POWER UP VECTOR		IRP POWER UP VECTOR		JTC11 POWER UP VECTOR		
26=JUN=73									-+	10,(1)	(1)	00,(1)		_												
é22(622) -1	340	MOV PC R	BR OTHER	177450		RESET	MOV R2. RG	TST (0)+	MOV (B)+	MOV # 100	MOV (0)	81T #1002	BEO 4	BMI AGAIN	CLR PC		6	R X 1 1	340	RC11	346	RP11	340	TCII	340	
MACOLX		RC111				OTHERI												RKVECI		RCVECI		RPVECI		TCVECI		
FOR THE GT40 DER										177000		160230														
ODTSTRAP THE LOA	000340	210702	PB6401	177450		400005	010200	05720	012001	912711	011041	032711	001775	100757	005007		0000000	167610	000340	167720	000340	167654	000340	167620	000340	
NG ROM B	167716	167720	167722	167724		167796	167730	167732	147734	167736	167742	167744	167750	167752	167754		1,67756	167760	167762	167764	167766	167770	167772	167774	167776	
SCR0LL1 8001.71	979	9.94	982	983	4.0	080	0.80	988	980	000	991	992	266	994	3 66	996	666	998	666	1020	1001	1002	1003	1004	1005	1006

.

SCROLLING ROM ROOTSTAAP FUR BOOT.T15 THE LOADER 1848 *00001

622(672)=1

END.

		0 U 7 V											
4 TMOU = 200170	4 J J J J J J J J J J J J J J J J J J J	4 7 0 7 7 7		000									
	4014	* U 	1 C C C		002	4 4 5	105	100					
	1 2 2 4) J J					~ ~ ~ ~					
SLKON = SCROSN		101			000								
35TART = 263,120	# 1 º 1	100	100	5 C C C C C C C C C C C C C C C C C C C			1			1.1			4 A E
CHAR = 104760	# X 9	102	267	500	1/2	* 2 4 2	4610	120	* 0 7 7	040	****	404	0 7
•	469	471	487	489	# マ ん む								
30RSTR = 246904	4401	192											
COUNTR =%20%/205	#09	165	326*	313*	317*								
CR 166245	287#												
CRIF = 205-215	138#	226											
JEV 167474	857	882#											
JEV1 167422	365#	862											
015.14P = 160.348	4 4 4 4	359	397	398	399	415							
	404	474	603	•		1							
	4104	816											
	# 20 •) -	444										
		7 7 7 7		C 7 7	445*								
		201											
0141104 = 1/5410	* * * * *	• 0 0 • 0 0	• · · · ·	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1									
J_11 05 = 175614	121#	122		547	4 C Q Z								
DNOP = 164∆⊑0	722#												
JONE 167554	899	#016											
JSTOP = 1 78488	1544												
ENDORR 166236	# 66 †	196											
FF 166256	283	4070											
FLCOP 166262	328	315#	318										
-1LE0 167214	745	749#	817										
3ETCHX 100004	265	404#	486	•									
3ETDL 166516	4274	447	454	453	464	468							
3ÊTDL1 166546	443	400#											
3ETEXT 166658	406	472	40.04	,									
3ETSIX 166630	486#	524	539										
3ET8 166664	524#	642											
SETRIB 16c700	125	# 6 2 G											
JET81 166712	525	#096											
JET 82 1 66740	530	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1											
SET83 166772	1951	200#											
3E784 166/66	# 6 9 6 : 0 0 1	e e F											
SRAPHX = 120.000	#869	867				,							
SKAPHY = 124860	***	000											
578USE 106424	# F P C 7	100+	4072	001	7464								
3140HC = 1/2/WS	# / 2 1	0 1 1	000	1 22									
5740SR = 172002		* 5 0 9	101	*084									
4EAUER 1004/4	000 7		1 5 1 1 1 1 1		K C C A	5604	564	5674	5484	5704			
	# 1 0 U												
	001#	000											
					47.04								
INDEX #%080565	# 0 0 0 1			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	-/80								
INSER! 100000	142	2 C U U	****										
	4 1 1 1 4 1 1 1 7	1001	758	760	7 4 4								
	4)).			J >	• • •								

SCROLLI	VG RCM BOOT	ISTRAP FOR THE Ross reference	G T 40 T A B L E	MACY11,624	1 16-JU	L+73 1	0104 PA	GE 6-2						
INTE	0029600	702#	253		-									
	- 022200 	7.03#	772											
	8 8 8 4 6 8 9 8 7 4 6 8 9 8 7 4 6 8													
0121	0.202000 20220200	100 × 10 × 10 × 10 × 10 × 10 × 10 × 10		7 8.4										
***	000000	# 10 0 4 4 0 0 0	407											
	507400	# 8 0 A	765											
	. ACK648	H036	778											
TTAL O	805840 805840	4904												
	070060	129#												
UMPADD =	607012	135#	325	336*	415	474.	645*							
8108X	177562	125#	452									ı.		
KBDIS	177560	124#	125	450										
- - - -	166300	281	322#											
LFLOOP	166310	327#	332	332										
LFOUND	166330	326	****											
LFSUR	166304	316	6 10 #											
LINE@ 1	- 305004	716#	252											
LINE1 .	- 036985 -	717#	757											
LINE2 -	- 27K386	718#	191											
LINE3 =	. 000,007	#674	765											
LOADER	167012	479	600 #											
LONGV -	: 112000	#969	753	757	761	765								
LOOP	167444	869#	876											
LOOPI	167522	#868	503											
L00P2	167526	#206	106	906										
LPDARK	: 036260	727#												
LPLITE -	006300	726#												
LPOFF -	001200	#114												
	- 400140	712#												
LSR .	1//200	# 2 C R	202											
L ADR	1969468	# 93T	* S S S	• / ? Q										
L, BAD	16/1/2	4 1 1 1 1 1 1 1	4 V 0 2 V 0 1 0	14 NOO	500									
	27000%		* * 1 * 1 * 1		510	8 : 7 (7)		1 1 1		n turu	5604	5674	5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	557.
L,8YT :	00505X		020	2 2 2 2 2						***				
		• • • • • • • • • • • • • • • • • • • •	• 10C	2004	#/06	1	at/c		61o	0	100	0+0		
		* 1 0 0	000											
	200740.0%	1601				201								
	10/1/01	110	270	* * * 0	***									
L HAL	002/01													
	10/140	129	14.500 11.1											
LUMPI	167242	699	673#											
L,L02	167222	613#	613	629										
L,L03	167366	626#	638											
L.L04	16/110	627	#190											
L.PT2	167114	611	c to	970	# N 4 0	542	100	Toc						
WAX0X A	· 41/640	7414												
MAXSY #	1/0000		1 1 1											
A X X A E	111733	# 10 N G	1 1 1	707	767							/		
I ALANIA	N N N N N N N N N N N N N N N N N N N	400												
MINUSX =	521200	#624	740	759	762									
MINUSY	020340	740#			F									
NORMAL	166212	272	279	#162										
1	•	1		ł										

	4 6 4 4 5 4	626 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9			965*		6.90 9.10 N 10	653
	4 4 8 4 8 4 8	622 * 928 * 358			898 093		N N N N N N N	6559 \$
	462 462	ы 19 17 19 17 17 19 17 17 17 17 17 17 17 17 17 17 17 17 17			895 805 805		* * うろ * *	572
	4 20 20	615 893 351			000 1 000 1 000 1 000 1		* * 0 H N M N M	562 301
	952 *	611 863 359			963 963 963 964		* 9 6 N N N	547 608 *
2 2 2 2 2	337*	5 2 2 3 3 3 3 3 3 3 3 3 5 3 3 3 3 3 3 3			910 874 57	986 873	8 8 9 4 8 8 9 4 9 6 5 9	546 * 292 *
GE 6-3 319 319	315*	ある ある ある ので で まま			964 869 47	8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	+ + ろうよ そ *	544 887 *
7104 PA 311	# 9 8 8 9 6 9	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			9.6 9.6 9.0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	* * MBS 00000	1755 1755 1857 1857 1857 1857 1857 1857	525 * 867 * 2 3 2
1 399 363	9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5			* * * * 82 - 10 0 60 00 0	6 6 6 6 6	** からで た でのの た	NX* N
4 4 3 4 2 4 3 3 4 3 4 3 4 5 4 1 6 6 1 1 6 6 1 1 6 8 1 6 8 1 8 1 8 1 8	★ ようらな いうから30	500 50 50 50 50 50 50 50 50 50 50 50 50			ດາດ ເປັນ ທີ່ ເປັນ ທີ່ ເປັນ ທີ່	00 8 8 0 4 0 0 0 8 0 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	4 6 8 2 2 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
4ACY11.62 224 274	* 2001 2001 2001 2001 2001 2001 2001 200	4 9 9 9 9 9 9 4 9 9 9 9 9 9 9 9 9 8 8 9 8 8 8 8			891* 855*	8 8 8 8 0 0 0 0 0 0 0 0 0 0	1 0.100 1 0.1000 1 0.1000 1 0.000 1 0.000 1 0.000 1 0.0000 1 0.00000 1 0.00000 1 0.0000000000	* * * 50 04 50 200
611 1 A B 4 1 A B 4 2 2 9 4 2 6 8 3 2 6 8 3 2 6 8 2 6 1 2 7 7 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	4040 6040 400 44 44	4 0 0 0 4 80 4 4 4 0 0 10 6 0 10 8 8	634 999	784 904 70 70 70 70	1 6 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	т М Ш Г О Т М Ш Г О О О	まちろうろうろう 100000000000000000000000000000000	100 100 100 100 100 100 100 100
Е F E R R E F E R R I 4 9 8 N H 2 6 6 8 4 4 2 6 6 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	# # へののす よのです	4 4 9 6 8 4 9 9 6 8 9 9 9 9 8 8 9 9 9 9 8 8 8 8 8 8 8 8 8	304000 30400 30400 30400 30440 304444 44444	4 年 年 年 年 年 年 年 年 年 年 年 年 年 年 1 1 2 2 2 2	# # # # # # N N 0 00 0 N 0 0 0 0 N 0 0 0 N 0	# # # # # & @ ? - O O		し るよう 1 4 4 6 6 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
OOTSTRAP CROSS R								
46 RCA B 56 RCA B 1666 42 1661332		- - - - - - - - - - - - - - - - - - -	1 6 6 7 6 7 6 7 7 6 7 7 8 6 7 7 8 8 7 2 8 7 2 8 7 2 8 7 2 8 7 2 8 7 2 8 7 7 8 7 7 7 7	- 13% 167% 167% 167% 16776 167766 167767 167767 167767 167767 170768 1777778 1777778 1777778 1777778 177777778 177778 177778 177778 177778 177777777	167654 2616255 28162555 28162555 28162555 28162555 20175555 20175555 20175555 20175555 20175555 20175555 201755555 20175555 201755555 201755555 2017555555 2017555555 2017555555555 2017555555555555555555555555555555555555		10000000000000000000000000000000000000	2000000 1100000 1100000 11100000 11100000 11000000
SCOOLLIN NOTHER NUMLIN NUTCHR	OCTIGIN OUTLIT	P01v1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	PRESTR PTBUDT RCVEC RC11	RELATV RESSTRT RESSTRT RESTRT REST REST REST R	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	a aaa A 240	NDS 200 2011 2011 2011 2011 2011 2011 2011	STATSA STATSA STATSA STATSA STATSA STOP TAB

			979
			626#
			194
			#258
	#296	529	872
GT40 TABLE	891 949	187 187	# 9 0 0 # 9 0 0
SS REFERENCE	80 90 44 91 10 10 10 10 10 10 10 10 10 10 10 10 10	# # # @ 9 0 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	232
SCROLLING ROM ROOTS BOOT, T16 CRC	TACS = 177520 TAPES 157502	TCVEG 167774 TC11 167620 TMPEND = 067776 TWPEND = 067776	1011 100000 1111 100000 11120000

266

								453								617	000	525	858	957													405	n a r
								332		~						615	ŗ	474	857	948													202	
								319								611		4 4 4 70 4 70	856	939													604	922
	266							311	981	906 400	1					539		5 5 8 3 6 8	855	933													4 01 1	126
	573							308	958	912 489	5					524		359	746	928		404											001	920
	970							303	949	892 487	2					485		358	669	895		898			654								, 8 0¥	816
AGE 6-5	906							293	940	618 471	4					468	600 047	351	650	893		896			645			105					407	916
10:01 P	196							283	426	469 469						464	001	0220	623	891 002	0 A A	873			573	•		116				828	AOR	916
JUL +73	6 9						176	182	626	363 465) -					152	- 53	4 40 N M	- 18	691		(37	÷ 67		1.63			107			,	6 83	30 L	518
624 16-	559 629			166			663	281	996	354 357			5	8/4		337	601 1100	331	645	868	10 10 10	582	560		548	8 -	č	871	+			595	TON	0 4 4 4 4 4
MACY11.	5 5 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7			972		566	613	285	638	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5		966		876	974	316	6 4 9 6 4 9	3 10 1	562	80 C	202	499	558		561			416 662	4)			425 594 425	COL	2014
G T 4 0 T A B L E	555 4755	498		969		911	472	279	534	808	Ji j	644		634	878	299	640 1	202 202	561	800	280	452	556		492	I	Ċ	401 628) 1			257 424	102	444
EFERENCE	名 ら ら よ く ひ み つ み (4 の ん レ ト	627 318	967	668		903	466	4 0 U V 2 U	531	010 010	98.9	317		300	673	162	632	2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1	547	863 0 40	963	440 400 400	554		445			5/2 555				162 256	50 E	5 A L A
1001STPAP CRUSS H	もひひら) 44401 いちいめ)	N N 2 A 2 A	446	653 646 346	349	653	547	4 4 0 4 4 0	120	к о 	675	583	136	い へ ち ち ろ	724	265	6 2 9 1 5 1 5	313	1 4 4 4 1 52	292 2	465	345 962	54C	573	362	6 1 6		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	3	665		100	200	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
a C d	270 270 24 20 20 20 20 20 20 20 20 20 20 20 20 20	0 0 0 0 0 0 0	335	3 1 2 2 2 2 2 2	94 <i>0</i> 332	4 8 6 9 8 9	0.0	1951	525	154 154 154	327	227	210	183	475	1.89	225	0 0 0 0 7 1	6 K Q	999	963	2 2 2 2 2 2 2 2	ひ ひ の 4 の 4	568	3 V V V V V	272	5,99 2,99	199	747	633	36 1007	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		400
SCROLLING BOOT, T16	A A A A A A A A A A A A A A A A A A A	861 861	BHIS	815 811	8118 BLO	8 . 1 84	BND		C. D	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	C C C C C C C C C C C C C C C C C C C	DEC DEC	HALT) 1 1 1 1 1	JSR		>0x				MOVB RESET	ROLB	ROR	R T C R B	SUB	SWAR	TST	11VM	BYTE	, ENARL	PAGE SBTTL		



Figure E-1 Communications Bootstrap Loader Flow Diagram

Reader's Comments

GT40/42 USER'S GUIDE DEC-11-HGTGA-B-D

Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publications.

What is your general reaction to this manual? In your judgment is it complete, accurate, well organized, well written, etc.? Is it easy to use?

What faults do you find with the manual?

Does this manual satisfy the need you think it was intended to satisfy?

What features are most useful?

Does it satisfy you	ur needs?	Why?
		5

Would you please indicate any factual errors you have found.

Please describe your	position.	
Name		Organization
Street		Department
City	State	Zip or Country

Fold Here —

-

-

-

 FIRST CLASS

 PERMIT NO. 33

 MAYNARD, MASS.

 BUSINESS REPLY MAIL

 NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES

 Postage will be paid by:

 Digital Equipment Corporation

 Technical Documentation Department

 146 Main Street

 Maynard, Massachusetts 01754

Digital Equipment Corporation Maynard, Massachusetts

