
BM792 read-only-memory and MR11-DB bootstrap loader

digital



BM792 read-only-memory and MR11-DB bootstrap loader

1st Edition, July 1971 2 ns Printing, December 1971 3rd Printing (Rev), October 1972 4th Printing, December 1972 5th Printing, May 1973 6th Printing (Rev), January 1974

Copyright © 1971, 1972, 1973, and 1974 by Digital Equipment Corporation

The material in this manual is for informational purposes and is subject to change without notice.

Printed in U.S.A.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DEC

PDP

FLIP CHIP

FOCAL

DIGITAL

COMPUTER LAB

CONTENTS

		Pag	зe
CHAPTER 1	INTRODUCTION		
1.1	SCOPE	1-1	
1.2	GENERAL DESCRIPTION	1-1	
CHAPTER 2	DETAILED DESCRIPTION		
2.1	BASIC OPERATION	2-1	
2.2	ADDRESS SELECTION	2-1	
2.3	WORD SELECTION	2-3	;
2.4	DIODE MATRIX AND OUTPUT BUFFER	2-4	
2.5	ANODE RECOVERY CIRCUIT	2-6	1
CHAPTER 3	PROGRAMMING AND OPERATION		
3.1	GENERAL	3-1	
3.2	PROGRAMMING THE ROM	3-1	
CHAPTER 4	ROM ENGINEERING DRAWINGS		
APPENDIX A	BM792-YA PAPER-TAPE BOOTSTRAP LOADER		
APPENDIX B	BM792-YB BULK STORAGE BOOTSTRAP LOADER		
APPENDIX C	BM792-YC CARD READER BOOTSTRAP LOADER		
APPENDIX D	MR11-DB BULK STORAGE BOOTSTRAP LOADER		
APPENDIX E	BM792-YF BULK STORAGE BOOTSTRAP LOADER		
APPENDIX F	BM792-YH CASSETTE BOOTSTRAP LOADER		

ILLUSTRATIONS

Figure No.	Title	Page
2-1	ROM Block Diagram	2-1
2-2	ROM Address Word Format	2-2
2-3	Simplified Logic Diagram of ROM Address Selection Circuits for	2-3
	Addresses 773400 – 773476	
2-4	Word Selection Circuit for 773X04 Address	2-4
2-5	Diode Matrix and Output Buffer, Simplified Logic Diagram	2-5
2-6	Anode Recovery Circuit	2-6
3-1	Physical Locations of Addresses and Bits in the ROM Diode Matrix	3-3

TABLES

Table No.	Title	Page
1-1	Preprogrammed ROMs	1-2
2-1	ROM Addresses	2-2
2-2	BCD Decoder Truth Table	2-5
A-1	BM792-YA Paper-Tape Bootstrap Loader Program	A-3
B-1	BM792-YB Bulk Storage Bootstrap Loader Program	B-2
C-1	BM792-YC Card Reader Bootstrap Loader Program	C-3
D-1	MR11-DB Bulk Storage Program Loader Listing	D-3
D-2	Starting Address	D-4
D-3	Power Up Start Vector Jumper Connections	D-4
E-1	BM792-YF Bulk Storage Bootstrap Loader Program	E-2
F-1	BM792-YH Cassette Bootstrap Loader Program	F-2

CHAPTER 1 INTRODUCTION

1.1 SCOPE

This manual provides the user with theory of operation, programming information, and schematics necessary to understand and program the BM792 Read-Only-Memory (ROM). The level of discussion assumes that the reader is familiar with basic digital computer theory.

Although the input and output signals of the ROM are carried by the Unibus (TM), it is beyond the scope of this manual to describe the Unibus itself. A detailed description of the Unibus is presented in the *PDP-11 Peripherals Handbook*.

1.2 GENERAL DESCRIPTION

The BM792 is a 32-word read-only-memory (ROM). The diode matrix and address selection circuits that constitute the ROM are mounted on an extra-width quad-board module. This module is inserted in either one of the two small peripheral controller slots in the PDP-11 processor or in one of the four slots in the DD-11 peripheral mounting panel.

The ROM is available either unprogrammed (designated BM792) or preprogrammed (designated BM792-Y X, where the letter in the X position identifies the program). The unprogrammed module can be programmed to form code conversion tables or contain frequently-used mathematical values and subroutines. These applications of the ROM provide an access time of 100 ns, which can increase the program speed.

Preprogrammed ROMs are used for implementing small standard programs required in PDP-11 System operation, such as bootstrap loaders for paper tape or DECtape. The preprogrammed ROMs that are available at publication of this manual are described in the Appendices and listed in Table 1-1. As additional preprogrammed ROMs become available, additional appendices will be published to describe them.

⁽TM) Unibus is a registered trademark of Digital Equipment Corporation.

Table 1-1 Preprogrammed ROMs

			1 Ichiogian	i teprogrammed noms		-	
Module	Option	No. of Words	Address Range	Power-Up Vector	Devices	No. of Words Read-In	Loading Area
M792-YA	BM792-YA	32	773000-773077	No	KL, DL-A, DL-B, PC, PR	162 max.	Highest Memory
M792-YB	BM792-YB	32	773100-773177	No	TC, RC, RF, RK, RP	256	0 and up
M792-YC	BM792-YC	32	773200-773277	No	CR, CM	Variable	Variable
M792-YD M792-YE	MR11-DB	64	773100-773277	Yes (Ex- cept TM)	TC, TM, RC, RF, RK, RP	TM:256 Others:512	0 and up
M792-YE	BM792-YF	32	773200-773277	No	TC, RK, RF	256	0 and up
M792-YH	BM792-YH	32	773300-773377	Yes	TA	64	0 and up

CHAPTER 2 DETAILED DESCRIPTION

2.1 BASIC OPERATION

The ROM diode matrix contains 32 16-bit words, each of which can be applied to the bus under program control. The ROM responds only to a DATI from the Unibus, DATO, DATOB, and DATIP are ignored. A block diagram of the ROM is shown in Figure 2-1.

When both a DATI and a ROM address are sent to the ROM, the word in the addressed location of the diode matrix is applied to the Unibus. When the ROM address is received, the 5-bit code on address lines A01 through A05 is decoded to apply a signal to the cathodes of the diodes in the addressed word location. The word in the addressed location is transferred through the output buffer to data lines D00 through D15 of the Unibus.




Figure 2-1 ROM Block Diagram

2.2 ADDRESS SELECTION

The address word format for the ROM is shown in Figure 2-2. Octal addresses for the ROM must be of the 773XXX format. The ROM reads-out only full 16-bit words and does not issue byte data; thus, address bit A00 is not used.

The addresses are further divided into eight groups, which are determined by address bits A08, A07, and A06 and listed in Table 2-1.




Figure 2-2 ROM Address Word Format

Table 2-1 ROM Addresses

Add	ress Word I	Bit	Preprogrammed	
A08	A07	A06	Address Ranges	ROMs
0	0	0	773000 - 773076	BM792-YA
0	. 0	.1	773100 - 773176	BM792-YB, YD
0	1	0	773200 - 773276	BM792-YC, YE, YF
0	1	1	773300 - 773376	ВМ792-ҮН
1	0	0	773400 - 773476	• •
1	0	1	773500 - 773576	
1	1	0	773600 - 773676	
1	1	1	773700 - 773776	

In a PDP-11 System, only one ROM module can be used for each of the eight address groups. Jumpers on the module are connected in a configuration that causes the module to respond to its designated address group.

For example, when a ROM module is to be addressed in the group 773400 - 773476, bits A08, A07, and A06 of the address word contain binary 100 as shown in Table 2-1. The bus lines for these bits are shown connected to the circuits of the ROM in Figure 2-3, a simplified logic diagram of the address selection circuits. Figure 2-3 also shows the address selection circuit jumpers connected to respond to address group 773400 - 773476. Asserted bus lines are low and unasserted bus lines are high, so that the output of gate E12 at pin 14 is high and the outputs of pins 2 and 3 are low when a valid address is received. Each of the three outputs from the E12 gates is exclusive NORed with a low or a high level, depending on the jumper configuration. The outputs of the three E13 gates must be high to accomplish address selection; therefore, the jumper configuration shown responds to addresses in the 773400 - 773476 group.

The signal, which results from the decoding of bits A08, A07, and A06, is gated with a signal generated by the decoding of an address in the format 773XXX and receiving MSYN (Drawing D-CS-M792-0-1). The resulting signal (pin 10 of gate E17) is gated with a signal generated by the decoding of a DATI on the control lines. Therefore, pin 8 of gate E17 provides a low output signal when the ROM address, MSYN, and DATI are asserted on the bus. This signal at pin 8 is used to accomplish the following in the ROM circuits (see Drawing D-CS-M792-0-1):

- 1. Assert SSYN on the bus.
- 2. Activate the word selection circuits.
- 3. Provide a gating signal to the output buffer.




Figure 2-3 Simplified Logic Diagram of ROM Address Selection Circuits for Addresses 773400 - 773476

2.3 WORD SELECTION

Bits A05 - A01 of the address word are decoded by the word selection circuits to select one of the 32 word locations in the diode matrix. A low-level signal is then applied to the diodes in the addressed word location, resulting in 16 bits of data being read out on the data bus lines.

Because address bit A00 is not connected to the ROM, byte addressing is ignored and a 16-bit word is read onto the bus regardless of the state of A00. In the octal coding of the address, A00 is considered in designating the last octal digit. Therefore, the addresses of the words in the ROM use the following sequence:

773X00 773X02 773X04 773X06 773X10 773X12 etc.

An address of 773X01 would address the same location as 773X00, and 773X03 would be the same as location 733X02.

A simplified logic diagram for the word selection circuits is shown in Figure 2-4. This diagram illustrates how the circuits operate for a 773X04 address. Table 2-2 is a truth table for the Binary-Coded Decimal (BCD) decoders that are shown in the diagram and on Drawing D-CS-M792-0-1.

For address 773X04, binary code 000 10 is applied to the word selection circuits on address lines A05 – A01 as shown in Figure 2-4. The D input of BCD 1 receives a low signal from the address selector circuits when addressing and bus signal conditions are satisfied. All inputs to BCD 1 are low with the result that output 0 is low (refer to Table 2-2). Output 0 of BCD 1 is connected to input D of BCD 2. The other inputs of BCD 2 are as shown in Figure 2-4 when address 773X04 is received. Table 2-2 shows that output 2 of BCD 2 is low with the input signal configuration shown. Output 2 of BCD 2 is connected to the cathodes of the 16-bit positions of location 04 in

the ROM. The signal levels on the cathodes of the other 31 word locations are high. Thus, only the diodes in location 04 are forward-biased, allowing the word in this location to be read by the output buffers and applied to the Unibus.




Figure 2-4 Word Selection Circuit for 773X04 Address

2.4 DIODE MATRIX AND OUTPUT BUFFER

The BM792 ROM is supplied with a complete diode matrix. A diode is wired into each of the 16-bit locations of all 32 words. The binary content of each word is determined by the presence or absence of the diodes; thus, the user can program the module by cutting out selected diodes. Presence of a diode in a bit location produces a binary 1 and absence produces a binary 0. The preprogrammed ROMs are manufactured with the diode configuration required for their programs.

A simplified logic diagram of the diode matrix and the output buffer is illustrated in Figure 2-5. The low output buffer gating signal is present when the ROM address, MSYN, and DATI are asserted on the bus (refer to Paragraph 2.2). The word select signal is low when the particular word location is selected by the decoding of bits A05 - A01 (refer to Paragraph 2.3).

Diode D492 for the D01 bit is in the circuit and is forward-biased. Therefore, a low level is gated with the output buffer gating signal, which results in the assertion of a low level on bus line D01 to signify a binary 1. The diode for the D00 bit is cut out of the circuit. Therefore, a high-level signal is gated with the output buffer gating signal, which results in the assertion of a high level on bus line D00 to signify a binary 0. The remaining bit positions in the word are read out on bus lines D02 through D015 at the same time. The configuration of diodes for the bit positions of the word determines the binary content of the word read out on the bus lines.

Table 2-2 BCD Decoder Truth Table

	Inp	out				C	utpu	t			
A	В	С	D	0	1	2	3	4	5	6	7
L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
H	L	L	L	Н	Γ	Н	H	H	H	H	Н
L	H	L	L	Н	H	L	H	Η	Н	Η	Η
H	H	L	L	Н	Н	Н	L	H	Н	H	Н
L	L	H	L	Н	H	H	H	L	Н	H	Η
H	L	H	L	Н	H	H	H	H	L	H	Н
L	H	H	L	Н	Н	Н	H	H	H	L	Н
Н	H	H	L	Н	H	Н	H	Н	Н	H	L
L	L	L	H	Н	H	Н	H	H	H	Н	Η
Н	L	L	H	Н	Н	Н	H	H	H	H	Η
L	H	L	H	Н	H	H	H	H	H	H	H
Н	H	L	H	Н	Η	H	H	H	Н	H	H
L	L	H	H	Н	Н	Н	H	H	H	Н	Н
Н	L	Н	H	Н	Н	H	Н	Н	H	H	Н
L	Н	Н	H	Н	Н	Н	Н	Н	Н	Н	Н
Н	Н	Η	Н	Н	Н	Н	Н	Н	Н	H	Н

L = LowH = High




Figure 2-5 Diode Matrix and Output Buffer, Simplified Logic Diagram

2.5 ANODE RECOVERY CIRCUIT

The anode recovery circuit (see Figure 2-6) provides a voltage surge to the anodes of the diodes in the matrix immediately after a word is read out. This voltage surge charges the capacitance of the diode in the matrix and ensures that the anode lines in the matrix are at a high level for the next read out.

Transistors Q1, Q2, and Q3 (see Figure 2-6) are turned off when the ROM is not being addressed. Pin 8 of E17 goes from low to high when the bus addressing signals are concluded. The high signal turns on Q1 and subsequently Q2, which provides the positive voltage surge to the anodes of the diodes in the matrix.

Transistor Q3 of the anode recovery circuit is used as a clamp. When the voltage surge from the collector of Q2 reaches a high enough value, Q3 turns on and grounds out the surge.




Figure 2-6 Anode Recovery Circuit

CHAPTER 3 PROGRAMMING AND OPERATION

3.1 GENERAL

The ROM operates in a manner similar to other memory devices that can be included in a PDP-11 system. When the ROM is used for storage of constants, the processor may be programmed to address the appropriate ROM location for the required constant. When the ROM is used for storage of a subroutine, a jump instruction is used to get into the subroutine and place the first address in the program counter. Then the program counter is changed to address the other sequential steps in the subroutine. The last step of a subroutine stored on the ROM should be either a jump instruction to a location out of the ROM or a return from subroutine instruction.

3.2 PROGRAMMING THE ROM

Programming the ROM is accomplished by cutting diodes out of the diode matrix in the configuration required for the binary data words to be used. The diode must be removed for each bit position that is to read out as a binary 0.

The physical orientation of the diode matrix with respect to the addresses and the bit positions is shown in Figure 3-1. Address 773X00 is shown with diodes removed in a configuration that reads out the binary word 1 010 010 011 101 011. With Figure 3-1 and a binary listing of up to 32 16-bit words, the user can program his ROM module.

The ROM module must also be programmed to respond to one of the address groups determined by address bits A08, A07, and A06 (refer to Table 2-1). Figure 3-1 shows the locations of the three sets of address-bit jumper terminals which are labeled W1, W2, and W3 on the ROM printed circuit board. The relationship between the jumper terminals and the address bit is as follows:

W1	A06
W2	A07
W3	A 0.8

Jumper wires are connected across each of the three sets of jumper terminals on an unprogrammed ROM when it is shipped from the factory. The jumper wire must be cut out from between the two terminals for each address bit (A08, A07, or A06), that is a binary 1 in the ROM address used.






Figure 3-1 Physical Locations of Addresses and Bits in the ROM Diode Matrix

CHAPTER 4 ROM ENGINEERING DRAWINGS


The following engineering drawings are applicable to the BM792 ROM:

Title	Drawing No.	Rev.	Page
ROM Diode Matrix M792	D-CS-M792-0-1	D	4-3
ROM Diode Matrix M792-YA	D-CS-M792-YA-1	Н	4-5
ROM Diode Matrix	D-CS-M792-YB-1		4-7
ROM Card Reader Bootstrap	D-CS-M792-YC-1		4-9
ROM Diode Matrix	D-CS-M792-YD-1	A	4-11
ROM Diode Matrix	D-CS-M792-YE-1	A	4-15
ROM Diode Matrix	D-CS-M792-YF-1	•	4-19
Cassette Bootstrap ROM	D-CS-M792-YH-1		4-23







	1	



			·			
•						
	`					



	•		
			-



			-

APPENDIX A BM792-YA PAPER-TAPE BOOTSTRAP LOADER

The BM792-YA ROM is shipped with jumper wires connected for address group 773000 - 773076, and its diode matrix is preprogrammed for a paper-tape bootstrap read-in-loader program. The BM792-YA can only be used in a PDP-11 System that has at least 4K of read-write memory and either a Teletype[®] (KL11) or a high-speed paper-tape reader (PR11 or PC11), or both. If neither the high-speed reader nor the low-speed reader (Teletype) is available, the paper-tape bootstrap loader program will not function properly.

An absolute loader or dump program contained on a bootstrap format paper tape (described in Chapter 5 of the *Paper-Tape Software Programming Handbook*, DEC-11-GGPA-D) is loaded into read-write memory by the paper-tape bootstrap loader. The sequence of operations used by the paper-tape bootstrap loader is:

- 1. Determines which paper-tape reader is available. Checks the high-speed reader first and then the low-speed reader. The high-speed reader is considered unavailable if no tape is in it.
- 2. Determines the size of the read-write memory of the system.
- 3. Stores the device address (determined in Step 1 above) in the last location of read-write memory. This action is required by the absolute loader program.
- 4. Loads the absolute loader program from the bootstrap format tape into the read-write memory.
- 5. Jumps to program loaded, as specified on the bootstrap format tape.

The paper-tape bootstrap loader program and the absolute loader program require the use of 96 locations at the high end of the read-write memory. Memory locations 4, 14, 16, 20, and 22 are modified during the operation of the paper-tape bootstrap loader program. Also, the illegal memory reference (bus time-out) trap at location 4 is used extensively by this loader.

A program listing for the paper-tape bootstrap loader is provided in Table A-1. Hardware addresses in the PDP-11 use 18 bits with the result that bits A15, A16, and A17 are considered in designating the most significant octal digit of the address. The software assembler program uses 16-bit addresses so that only bit A15 is used to designate the most significant octal digit of the address. Therefore, the addresses in Table A-1 are listed as 173XXX instead of 773XXX.

The operating procedure for loading a bootstrap format paper tape with the paper-tape bootstrap loader is:

Step	Procedure
1	Set the HALT/ENABLE switch to HALT, then to ENABLE.
2	Place the bootstrap format paper tape in the reader to be used, with the special tape leader placed over the read head.
3	If the high-speed reader is to be used, set the switch to ON.

 $^{^{\}circledR}$ Teletype is a registered trademark of Teletype Corporation.

Step	Procedure
4	If the low-speed reader is to be used, set the high-speed reader switch to OFF and set the low-speed reader switch to START.
5	Set the starting address, 773000, into the SWITCH REGISTER.
6	Depress the LOAD ADDR switch.
7	Depress the START switch. After a short pause, the paper tape should read in.

Table A-1
BM792-YA Paper-Tape Bootstrap Loader Program

	000001		JREGIST R1=%1	ERS USE	D R1,R2,R3,R4,S	P :ADDRESS POINTER
	300002		R2=%2			ITEMPORARY STORAGE
	2000023		R3 = %3			ITEMPORARY STORAGE
	3000004		R4=%4			IDEVICE POINTER
	3000006		SP#%6			ISTACK POINTER
	300007 300007		PC=%7			PROGRAM COUNTER
	17755Ø		HSR=177	550		THIGH SPEED READER ADDRESS
	177560		LSR=177	560		JLOW SPEED READER ADDRESS
173000	J12701	160000	STARTI	MQV	#160000,R1	ISET MEMORY CHECK LIMITS
173004	312702	ଷ ଷ ଷ ଷ ଷ ଷ ହ		MOV	#6,R2	JTRAP VECTOR IS LOCATION 4/6
173010	212703	173100		MOV	#DEV+4,R3	, POINTER TO DEVICE ADDRESSES
173014	005012			CLR	@R2	ICLEAR TRAP STATUS AT LOCATION 6
173016	110742			MOV	PÇ,∍(K2)	SET TRAP ADDRESS IN LOCATION 4
173020	110726			MOVB	PC, SP	ISET UP STACK OUT OF THE WAY
173022	214304		DEV11	MOV	■(R3),R4	JGET DEVICE ADDRESS
173024	205714		., -,	TST	@ H 4	ICHECK AVAILABILITY OF DEVICE
173026	100775			BMI	DEV1	IBRANCH IF HSR IS OUT OF TAPE (BIT 15)
173030	710712			MOV	PÇ, GR2	RESET THAP ADDRESS AT LOCATION 4
173032	512776	000024		MÕV	#24,5P	ISPECIAL ADDRESS USED AS MASK LATER
173036	310441			MOV	R4,=(K1)	IDO MEM CHK! READER STATUS ADDRESS IS MOVED
173040	340601			BIC	SP.R1	SET R1=X7752, MASK IN SP#24
173042	210111			MOV	R1, @R1	ISTORE OWN ADDRESS IN POINTER
173044	011102		LOOP:	MÖV	9Ř1,RŽ	IGFT BYTE POINTER
173046	905214		200.	INC	0 R 4	IENABLE READER
173050	105714			TSTB	@ 4	TEST DONE BIT (BIT 07)
173052	100376			BPL	, - 2	IWAÎT UNTIL RÊADY
173054	116412	030002		MOVB	2(R4),@R2	THEN PICK IT UP AND STORE IT
173060	205211	5500-4		INC	m H 1	BUMP POINTER
173062	120227	000375		CMPB	R2,#375	ISTORED JUMP OFFSET?
173066	ØØ1366	2022.2		BNE	LOOP	NOT YET
173070	105222			INCB	(H2)+	YES, ALL DONE
173072	000142			JMP	₩(R2)	Í GÐ ÉXEĞÜTE AS BRANCH
			IDEVICE	ADDRES	SES FOLLOW = DO	NOT CHANGE THE ORDER
173074	177562		DEV:	LSR		JOW SPEED READER
173076	177550			HSR		IĤTGH SPEED READER

APPENDIX B BM792-YB BULK STORAGE BOOTSTRAP LOADER

The BM792-YB ROM is shipped with jumper wires connected for address group 773100-773176, and its diode matrix is preprogrammed for a bulk storage (disk or DECtape) bootstrap loader program. The BM792-YB is used in a PDP-11 System that has at least 4K of read-write memory and one or more mass storage devices, such as disk or DECtape.

The actual bootstrap loader program, stored in the first 256 words of a disk or DECtape, is transferred from the device into read-write memory by the BM792-YB program. The transfer is started from location 0 of the device, and the loaded routine is assumed to be operative at read-write memory location 0. The BM792-YB program jumps to location 0 after a satisfactory completion of the transfer, so that there is automatic starting of the actual bootstrap loader program. If error conditions occur during the running of the BM792-YB program, the program starts over again.

The sequence of operations used by the bulk storage bootstrap loader is as follows:

- 1. It determines whether the device is a disk or DECtape from the address set in the SWITCH REGISTER.
- 2. If the device is a DECtape transport, it moves the tape until the front endzone is sensed.
- 3. It reads 256 words stored in the device, starting with address 0 of the device.
- 4. The loader then stores the 256 words in read-write memory sequential locations, starting with location 0.
- 5. The loader checks for errors and starts the program over if any errors occur.
- 6. The loader then jumps to read-write memory location 0 for automatic starting of the actual bootstrap loader program.

A program listing for the bulk storage bootstrap loader is provided in Table B-1. Hardware addresses in the PDP-11 use 18 bits; thus, bits A15, A16, and A17 are considered in designating the most significant octal digit of the address. The software assembler uses 16-bit addresses; consequently, only bit A15 is used to designate the most significant octal digit of the address. Therefore, the addresses in Table B-1 are listed as 173XXX instead of 773XXX.

The operating procedure for use of the BM792-YB bulk storage bootstrap loader is as follows:

Step	Procedure	
1	Set the HALT/ENABLE switch to HALT, then to ENABLE.	
2	Set the ROM address, 773100, into the SWITCH REGISTER.	
3	Depress the LOAD ADDR switch.	

(continued on next page)

Step

5

Procedure

Set the address of the word count register of the disk or DECtape to be used into the SWITCH REGISTER. The standard addresses for the word count registers of the DEC devices are as follows:

RC11 Disk	777450
RF11 Disk	777462
RK11 Disk	777406
RP11 Disk	776716
TC11 DECtape	777344

Depress the START switch. The disk or DECtape data should then read into the read-write memory.

Table B-1
BM792-YB Bulk Storage Bootstrap Loader Program

REGISTER ASSIGNMENTS: 000000 R0=%0 000001 R1=%1 FREAD SWITCH REG FOR 173100 013701 0#177570 .RI MOV 177570 FORCE CLEAR IF RETRY RESET 173104 000005 BEGIN: RI,RØDEVICE WC ADDRESS 173106 010100 MOV SET TO READ 256 WORDS #-256.,@RØ 173110 012710 MOV 177400 IS IT DECTAPE? RØ,#177344 173114 020027 CMP 177344 INO. GO TO START 173120 001007 BNE START. JYES. MOVE TAPE TO FRONT #4002,-(R0) MOV 173122 012740 004002 WAIT FOR ERROR! eRØ TST 173126 005710 . -2 BPL 173130 100376 -(RØ) IS IT ENDZONE? TST 173132 005740 BEGIN INO. TRY AGAIN BPL 173134 100363 (RØ)+,(RØ)+ JADJUST POINTER 173136 022020 CMP INOW START ACTUAL READ #5,-(RØ) 173140 012740 START: MOV 000005 SWAIT FOR DONE **TSTB** 0 R Ø 173144 105710 BPL .-2 173146 100376 JERROR ENCOUNTERED? TST 0 RØ 173150 005710 BEGIN JIF SO START OVER BMI 173152 100754 FOR DECTAPE, STOP TRANSPORT eRØ 173154 105010 CLRB JGO TO ROUTINE LOADED 0 # Ø JMP 173156 000137 000000 . END 000001 = %0000001 =20000000 R1 BEGIN 000004R RØ START 000040R = 000062R

APPENDIX C BM792-YC CARD READER BOOTSTRAP LOADER

The BM792-YC ROM is shipped with jumper wires connected for address group 773200-773276. Its diode matrix is preprogrammed for loading binary data into the PDP-11 memory from cards using the CR11 or CM11 Card Reader. If the data represents a PDP-11 program, the program can be automatically started upon completion of loading. The BM792-YC is used in PDP-11 Systems that have at least 4K of read-write memory and a card reader.

On the card that is read, each pair of columns (column 1 and column 2; 3 and 4; etc.) beginning with column 1 contains two 8-bit bytes which represent one 16-bit word. Also a control bit can be contained in the second column of a pair. The eight bits that represent each byte are punched or marked in rows 2 through 9 of each column.

The first column of a pair contains the high-order byte (PDP-11 bits 15-8) of the word and the second column of the pair contains the low-order byte (PDP-11 bits 7-0) of the word. A control bit punched or marked in row 0 of the second column of a pair designates that the word in those two columns is a new Loading Address. Each Loading Address must be equal to zero modulo two because loading must begin at a word boundary in memory rather than a byte boundary. Loading is accomplished one word at a time, thus a new Loading Address can appear anywhere on the card. However, a Loading Address must be in the first two columns of the first card read.

The absence of control bits in rows 12, 11, 1, and 0 of the second column of a pair designates the word as a Data Word to be loaded into the PDP-11 memory. The Data Word can represent a machine instruction or data. After each Data Word is loaded into memory the current loading address is incremented by two.

A control bit in row 1 of the second column of a pair designates the word as a Transfer Address. When a Transfer Address is read, the bootstrap program issues a RESET and branches to the Transfer Address. The card which contains the Transfer Address passes through the card reader, but no other Loading Addresses or Data Words are read from it.

A program listing for the card reader bootstrap loader is provided in Table C-1. Hardware addresses in the PDP-11 use 18 bits; thus, bits A15, A16, and A17 are considered in designating the most significant octal digit of the address. The software assembler uses 16-bit addresses; consequently, only bit A15 is used to designate the most significant octal digit of the address. Therefore, the addresses in Table C-1 are listed as 173XXX instead of 773XXX.

The operating procedure for use of the BM792-YC card reader bootstrap loader is as follows:

Step	Procedure
1	Set the HALT/ENABLE switch to HALT, then to ENABLE.
2	Load the input hopper of the card reader with the cards to be read.
3	On the card reader set the MODE switch to REMOTE.
4	On the card reader depress the RESET switch and observe that the associated green indicator lights. The card reader is now on-line.
5	Set the starting address, 773200, into the switch register.
6	Depress the LOAD ADDR switch.
. 7	Depress the START switch. After a short pause, the card reader should read the data on the cards into the computer memory.

Table C-1
BM792-YC Card Reader Bootstrap Loader Program

```
12345
                                                                                     CR BOOTSTRAP
                           173200
099400
931000
940000
                                                                                       =173200
                                                                                     BIT08=400
                                                                                     BIT09=1000
BIT14=40000
                            000000
00001
                                                                                     RØ=%Ø
                                                                                     R1=%1
10
11
12
13
                            000002
000003
                                                                                     R2=%2
R3=%3
                            2000034
000007
                                                                                     R4=%4
PC=%7
14
                            177160
                                                                                     CRS=177160
                                                                                                                                                                                    CR STATUS REGISTER ADDRESS
         173200
                                                                                                                                                                                    CLEAR ALL PRESENT DEVICES
LOAD STATUS REGISTER ADDRESS
MOVE TO RI
JEST OR READY AND GET CRB ADDRESS
                            030005
012730
16
17
                                                                                     START:
                                                                                                       RESET
         173202
173206
                                              177160
                                                                                                         мо۷
                                                                                                                            #CRS,
                                                                                                                                              RØ
18
19
20
                            019001
032721
                                                                                                                           RØ, R1
#BITØ8|BITØ9,(R1)+
START
                                                                                                         MOV
                                                                                                                                                                                  JMOVE TO RI

JTEST CR READY AND GET CRB ADDRESS
AND HAIT FOR READY, ON-LINE
JREAD A CARD
COLEAR DATA CONTENTS
AND COLUMN FLAG
JIS CARD DONE FLAG SET
JYES, READ A CARD
JIS COLUMN READY FLAG SET
NO, HAIT FOR COLUMN AND/OR CARD DONE
REARRANGE THINGS
AND GET THIS COLUMN
JIS THIS SECOND COLUMN OF PAIR
FIRST, GET ANOTHER
JEST MIGH BYTE OF CRB
JROW 1 IS TRANSFER FLAG
ROW Ø,1=Ø IMPLIES DATA
OTHERWISE ROW Ø#1 IMPLIES LOAD ADD
AND START NEW PAIR
STORE DATA WORD
JAND START NEW PAIR
WAIT FOR CARD DONE
JIN A TIGHT LOOP
JTHEN CLEAR CR FLAGS
AND TRANSFER TO LOADED PROGRAM
        173210
173214
173216
173220
                                               Ø£1420
                           032721
031371
035210
035003
035004
031027
021372
135777
                                                                                                         BNE
21
22
23
24
25
26
                                                                                                                            @ R Ø
                                                                                     NEXTV:
                                                                                                        CLR
                                                                                                                           RЗ
        173222
173224
173230
173232
                                                                                     CLR
TESTOD: BIT
                                                                                                                           @RØ,
NEXTC
@RØ
                                               042020
                                                                                                                                              #B1714
                                                                                     WAITC:
                                                                                                         TSTB
        173234
173236
173240
173242
173244
173246
27
28
                            100373
                                                                                                         BPL
                                                                                                                            TESTCD
                                                                                                        SWAR
                                                                                                                           RЗ
29
30
                            151103
                                                                                                                           @R1,
                                                                                                                                              R3
                                                                                                         COM
                                                                                                        BMI
CMPB
                                                                                                                            WAITC
31
32
33
34
                            130772
                                               000001
                            121761
                                                                                                                           @PC;
TRANSF
                                                                                                                                              1(R1)
        173252
173254
                           221425
023002
                                                                                                         BEQ
                                                                                                        BGT
                                                                                                                           DATA
         173256
173260
                            C10302
                                                                                                         MOV
                                                                                                                           R3,
NEXTV
                                                                                                                                              R2
35
36
37
38
40
                                                                                                        PR
        173262
173264
                            010322
700755
                                                                                                                           R3,
NEXTV
                                                                                     SATAS
                                                                                                         мо۷
                                                                                                                                               (R2) :
                                                                                                       BR
BIT
        173264
173266
173272
173274
173276
                            031027
001775
                                                                                                                           @RØ,
TRANSF
                                               040020
                                                                                     TRANSF:
                                                                                                                                              #B1714
                                                                                                         REQ
41
42
                                                                                                        RESET
                            P000005
                            020113
                                                                                                                           @R3
                            000001
                                                                                                         .END
                            BITOS
                                              020420
                           PITØ9
                                               001000
                           BIT14
CRS
DATA
                                              040000
                                               177150
                                              173262
                           NEXTO
                                              173216
173220
                           PC
Ra
                                               00007R
                                              000000AR
                           R1
F2
                                              000001R
                          R3
R4
                                              000003R
                                              00000AR
                          START
TESTOD
                                             173220
173224
                                             173256
173232
                           TRANSF
                           WAITC
```

•					

APPENDIX D MR11-DB BULK STORAGE BOOTSTRAP LOADER

The MR11-DB is a 64-word bootstrap loader for the following bulk storage control devices: RF11, RK11, TC11, TM11, RP11, and RC11. This option can be used in any PDP-11 system. It includes a feature of special value to PDP-11/45 systems that are equipped with MS11 Semiconductor Memory (MOS or bi-polar) Systems. On those PDP-11/45 systems, the KB11-A start vector for power up can be selected for bootstrap load from any of the above-listed devices, except the TM11, which loses vacuum on power fail.

The MR11-DB option consists of two programmed ROM diode matrix modules. The M792-YD ROM Diode Matrix stores the first 32 words of the bootstrap loader program at addresses 773100-773176. The M792-YE ROM Diode Matrix stores the second 32 words of the bootstrap loader program at addresses 773200-773276.

Table D-1 is a program listing of the MR11-DB Bootstrap Loader program that is encoded on the two ROM diode matrix modules. PDP-11 hardware addresses use 18 bits. The software assembler uses 16-bit addresses. Therefore, the addresses listed in Table D-1 are listed as 173XXX, instead of 773XXX.

KEY START LOADING

Operate the MR11-DB Bulk Storage Bootstrap Loader as follows:

- 1. Set the HALT/ENABL switch to HALT, then to ENABL.
- 2. Set the console switches to the starting address assigned to the selected bulk storage device control, as listed in Table D-2.
- 3. Press LOAD ADRS.
- Press START.

The processor will start executing the bulk storage bootstrap loader program at the selected address. The program loads the first 512 words from unit 0 into memory, starting at memory location 0. After the bootstrap is loaded from the bulk storage device, the loader program causes the processor to start executing the bootstrap at location 0.

NOTE

When magnetic tape is the bulk storage medium, magnetic drive unit 0 must be selected and positioned at the load point.

Loading from Disks — The program starts at the selected address, then branches to a common routine that resets all Unibus devices. Thus, disk address registers and current memory address registers are initialized to 0. The pointer to the device's word count register is located in R1. Then, the word count register is loaded with the 2s

complement of 512. The device command to read and go is issued to the device command register. As the 512-word record is read into memory from the disk, the loader program checks for errors. If an error is detected, the entire routine is repeated, starting at the selected address. When no errors are detected and the last word has been transferred, the PC is cleared, and the bootstrap is executed, starting at memory location 0.

Loading from Tapes — The program starts at the selected address for DECtape or magtape; then branches to a common tape routine which first resets all the device registers. Then, the device's word count register (or byte count) is decremented by one. If the routine is entered from the TC11 address, a first command is issued to rewind the DECtape to the forward end zone. If the routine is entered from the TM11 address, a first command is issued to advance the magnetic tape one record. After the specified operation is done and checked for errors, the program branches to the common disk loading routine that reads a 512-word record into memory from the selected tape storage device.

POWER UP LOADING

The MR11-DB provides for automatically loading a bootstrap program from a pre-selected bulk storage device during the power up sequence. This feature is provided for PDP-11/45 systems with MOS or bipolar memory and no power backup. The KB11-A Central Processor Unit in those systems has a start vector jumper field located on DAP module M8100. Table D-3 lists the start vector jumper connections required to select the specific MR11-DB starting address for each type of bulk storage device.

START VECTOR PROGRAM OPERATION

The start vector jumpers on the DAP module select bits SV(07:00) of the start vector. Bits SV(01:00) are always 0. High-order bits of the starting address are generated by CPU sign-extension logic, blocking bits 11 and 8. A hard-wired address 773XXX with the SV(07:00) offset is generated. The power up sequence uses the resultant address to load the PC and PS from the address pointed to by the start vector.

For example, jumper selection of the RK11 provides start vector 260. The resultant address, 173260, accesses a location provided by the MR11-DB, to load the PC with starting address 173110 and the PS with 000340. The bulk storage program loader proceeds to load a bootstrap from the RK11, with the CPU operating at priority level 7, which prevents external devices from interrupting the program.

INSTALLATION

PDP-11/45 Systems — Install the M792-YD and M792-YE modules that comprise the MR11-DB option in two of the three spaces reserved on the CPU backplane for small peripheral controllers. The quad-height slots are designated 26, 27, and 28. Refer to Table D-3 and remove jumpers W1 through W6, as required, from the DAP module to select the bulk storage device that is to provide the bootstrap program during power up.

NOTE

The TM11 must be restarted manually, with the tape drive positioned at the load point. Therefore, power up start vector selection is not provided.

Other PDP-11 Systems — Install the MR11-DB modules on a DD11-A Peripheral Mounting Panel that is connected to the Unibus by an M920 Unibus Connector module.

Table D-1
MR11-DB Bulk Storage Program Loader Listing

173108 0107 1/3102 0004 1/3104 1774 1/3106 0000	51 2	RF11;	MOV 9R 177462 5	%7,%2 OTHER	;FIXED HEAD DISK (256KW)
1/3119 0107 1/3114 0204 1/3114 1774 1/3116 0208	5 6	RK11:	MQV BR 1774Ø6 5	%7,%2 OTH E R	; MOVING HEAD DISK (CARTRIDGE)
1/312 0107 1/312 0004 1/312 0004 1/312 000 1/313 000 1/313 004 1/313 004 1/313 004	2 7 4 5 3 0	TC11:	MOV BR 177344 5 4003 100000 24000	%7,%2 Tapes	JADRS OF WORD COUNT JLAST COMMAND JFIRST COMMAND JDONE MASK JERROR MASK
1/3130 0107 1/3144 025 1/3144 0600 1/3144 0600 1/3150 0602 1/3150 1000	0 4 3 1 0	TM11:	MOV BR 172524 60003 60011 200	%7,%2 TAPES	; ADRS OF BYTE COUNT JLAST COMMAND ; FIRST COMMAND JOONE MASK JERROR MASK
1/3154 9197 1/3155 0094 1/3160 1767	:3	RP11:	MOV BR 1767 16	%7,%2 OTHER	MOVING HEAD DISK (PACK)
1/3104 0790 1/3164 0120 1/3165 0257 1/3170 0120 1/3171 0253 1/3174 0253 1/3174 02120 1/3200 0310 1/3200 0310 1/3200 0310 1/3200 0310 1/3210 0314 1/3210 031	5 0 0 1 1 1 1 6 0 1 1 6	TAPES:	RESET MOV TST MOV DEC TST MOV BIT BEQ TST BEQ JMP	%2,%7 (0) * (0) *,%1 (1) (0) *(1) (0),(1) 2 (0),-(1) OTHER (2)	COMMAND WORD (5) IS THE RESET GET THE ADDRESS OF THE BRANCH WO TO POINT AT LAST COMMAND GET THE WORD COUNT ADDRESS SET UP FOR ADVANCE 1 RECORD MOVE %0 TO FIRST COMMAND REG. COMMAND WORD TO COMMAND REG. LOOK FOR DONE INDICATORS NONE SET, TRY AGAIN DONE FIRST COMMAND, CHECK FOR ERROR LOOK FOR SET ERROR BITS JNO ERRORS = TRY THE READ JRERUN FOR ERRORS
1/3/14 1731 1/3/10 0003		RFVEC:	RF11 340		JRF11 POWER UP VECTOR
1/322½ 0107 173222 0004 1/3224 1774	1	RC11:	MOV BR 1774 5 0	%7,%2 OTHER	JFIXED HEAD DISK (64KW) JADRS OF WORD COUNT (COMMAND+2) JCOMMAND WORD (5) IS THE RESET
1/3220 0000 1/3230 0102 1/3232 0127 1/3234 0127 1/3244 0127 1/3244 0110 1/3244 00327 1/3250 0007 1/3250 0007	0 0 1 1 177000 1 1 190200 5	OTHER:	RESET MOV TST MOV MOV BEE BMI CLR	%2,%0 (0)	;%Ø TO POINT AT WORD COUNT ADRS ;POINT TO ADDRESS ;WORD COUNT ADRS TO %1 ;LOAD WORD COUNT ;COMMAND TO COMMAND REGISTER ;CHECK FOR ERROR OR DONE ;IF NEITHER, KEEP LOOKING ;ERROR, TRY AGAIN
1/3250 00000 1/326E 1731 173262 0003 1/3264 1732 173260 0073 173270 1732 1/3270 1731 1/3270 0733	© 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	RKVEC: RCVEC: RPVEC: TCVEC:	0 RK11 340 RC11 340 RP11 340 TC11		FILLER JRK11 POWER UP VECTOR JRC11 POWER UP VECTOR JRP11 POWER UP VECTOR JTC11 POWER UP VECTOR

Table D-2
Starting Address

Bulk Storage Device Control	Starting Address (octal)
RF11 (for RS11 DECdisk)	773100
RK11 (for RK02 DECpack)	773110
TC11 (for TU56 DECtape)	773120
TM11 (for TU10 Magtape)	773136
RP11 (for RP02 Disk Pack)	773154
RC11 (for RS64 DECdisk)	773220

Table D-3
Power Up Start Vector Jumper Connections

Bulk Storage	Power Up	Jumpers on DAP Module					
Control Device	Vector Address	W1	W2	W3	W4	W5	W6
RF11	773214	In	In	Out	Out	Out	In
RK11	773260	Out	Out	In	In	Out	In
TC11	773274	In	In	In	In	Out	In
TM11	None		_	_	_	_	_
RP11	773270	Out	In	In	In	Out	In
RC11	773220	Out	Out	In	Out	Out	In

MAINTENANCE

Diagnostic program MAINDEC-11-DZMRA-D is provided with the MR11-DB Bulk Storage Bootstrap Loader option. The diagnostic program can be used to troubleshoot and maintain the MR11-DB hardware. The available tests are:

PRG0: Logic Tests
PRG1: ROM data dump

PRG2: Single ROM address read data loop

These tests can also be used to check data reliability and as a post-installation checkout procedure. Complete operating procedure is described in the MAINDEC description supplied as part of the diagnostic program package.

Module schematics, parts lists, and component location drawings for the M792-YD and M792-YE ROM Diode Matrix modules are located in the MR11-DB engineering drawing set. Module Schematics of the two modules are also provided in Chapter 4 of this manual.

APPENDIX E BM792-YF BULK STORAGE BOOTSTRAP LOADER

The BM792-YF ROM is shipped with jumper wires connected for address group 773200-773276, and its diode matrix is preprogrammed for a bulk storage (disk or DECtape) bootstrap loader program. The BM792-YF can only be used on a PDP-11 System that has at least 4K of read-write memory and one or more mass storage devices, such as a disk or DECtape.

The actual bootstrap loader program, stored in the first 256 words of a disk or DECtape, is transferred from the device into read-write memory by the BM792-YF program. The transfer is started from location 0 of the device, and the loaded routine is assumed to be operative at read-write memory location 0. The BM792-YF program jumps to location 0 after a satisfactory completion of the transfer, so that there is automatic starting of the actual bootstrap loader program. If error conditions occur during the running of the BM792-YF program, the program starts over again.

The sequence of operations used by the bulk storage bootstrap loader is as follows:

- 1. It determines whether the device is a disk or DECtape from the address set in the Switch register.
- 2. If the device is a DECtape transport, it moves the tape until the front endzone is sensed.
- 3. It reads 256 words stored in the device, starting with address 0 of the device.
- 4. The loader then stores the 256 words in read-write memory sequential locations, starting with location 0.
- 5. The loader checks for errors and starts the program over if any errors occur.
- 6. The loader then jumps to read-write memory location 0 for automatic starting of the actual bootstrap loader program.

A program listing for the bulk storage bootstrap loader is provided in Table E-1. Hardware addresses in the PDP-11 use 18 bits; thus, bits A15, A16, and A17 are considered in designating the most significant octal digit of the address. The software assembler uses 16-bit addresses; consequently, only bit A15 is used to designate the most significant octal digit of the address. Therefore, the addresses in Table E-1 are listed as 173XXX instead of 773XXX.

The operating procedure for use of the BM792-YF bulk storage bootstrap loader is as follows:

Set the HAI	T/ENABLE switch to HALT, then	n to ENABLE.
Set the ROM XX 00 06 14	A address, 7732XX, into the Switc Equipment RK11 Disk RF11 Disk TC11 DECtape	h register. (continued on next page)
	Set the ROM XX 00 06	00 RK11 Disk 06 RF11 Disk

Step Procedure 3 Depress the LOAD ADDR switch. 4 Depress the START switch. The disk or DECtape data should then read into the read-write memory.

Table E-1
BM792-YF Bulk Storage Bootstrap Loader Program

	300001 300001		REGISTI RØ3%Ø R13%1	ERS USED		
173200	312701	177406	RKBOOTI	MOV BR	#177406,R1 BEGIN	ISET UP HK11 ADDRESS
173204 173206	000405 012701	177462	RFBOOTI	MQV	#177462,R1	SET UP RF11 ADDRESS
173212	300402			BR	BEGIN	ARE UN DENTINE IDENTICE
173214	212701	177344	PTBOOT	MOV	#177344,R1	SET UP DECTAPE ADDRESS
173220	000005		BEGINI	RESET		
173222	010100			MQV	R1,R0	SET WORD COUNT
173224	312710	177466		MOV	#-256,,@R0	,TO READ 256 WORDS
173230	020027	177344		CMP	RØ #177344	; IS THIS DECTAPE BOOT?
173234	001007	- ' .		BNE	START	(IF NOT, SKIP SEARCH CODE
173236	212740	Ø Ø 4 Ø Ø 2		MQV	#4002 (R0)	;SEARCH BACKWARD
173242	305710			TST	@ R Ø	FOOD ANTIF
173244	100376			вьг	, = 2	ERROR FLAG
173246	205740			TST	=(RØ)	IF NOT PEND ZONE ?
173250	100363			BPL	HEGIN	TRY AGAIN
173252	022020			CMP	(R0)+,(R0)+	RESET RO
173254	012740	Ø Ø Ø Ø Ø Ø 5	STARTI	моV	#5, e(RØ)	IISSUE READ COMMAND
173259	105710	000000	STANT	TSTB	@ RØ	ILOOP UNTIL
173262	100376			BPL	, = 2	READY
173264	005710			์ โรโ	OKO	IF ERROR
173266	100754			BMI	BEGIN	TRY AGAIN
173270	0000025			PESET	-	STOP ANY TAPE MOTION
173272	A00137	ଷ୍ୟାଷ୍ଟ୍ର		JMP	西岸 日	GO TO THE BOOT
110616	NOUTOI	シリングシン		W		

APPENDIX F BM792-YH CASSETTE BOOTSTRAP LOADER

The BM792-YH ROM is shipped with jumper wires connected for address group 773300-773376, and its diode matrix is preprogrammed for a tape cassette (TA11/TU60 Cassette System) bootstrap loader program. This quad-sized module is one of the Small Peripheral Controllers (SPC) and can be mounted in any SPC slot in a DD11-A, DD11-B, or most PDP-11 family processors. Any PDP-11 System that has 4K of read-write memory and a cassette can use the BM792-YH.

The actual bootstrap loader program, stored in the first 128 bytes of a cassette tape, is transferred from the cassette into read-write memory by the BM792-YH program. The bytes are consecutively read from the cassette and loaded into memory locations 0 through 177 (octal). When the loading is complete, program control is transferred to location 0 so that the loaded program can be executed. At the point when the program control is transferred, the cassette is positioned at the end of the second block of the first file so that the loaded program can continue to read in additional data.

The sequence of operations used by the cassette bootstrap loader is as follows:

- 1. The cassette is rewound and then spaced forward one block. This action skips the header block (normally 32 bytes) associated with the first file and positions the tape at the second block of the first file.
- 2. The BM792-YH program consecutively reads 128 bytes from the cassette tape into read-write memory locations 0 through 177 (octal).
- 3. The first byte read is compared to octal 240 (NOP) and if it does not equal octal 240, the program comes to a halt at location 173350. To restart the program from this halt, the CONT switch is depressed.
- 4. After the 128 bytes are read, the loader program checks the TA11 error bit (block check error, off-line error, etc.) and if an error is detected, the program comes to a halt at location 173350 and can be restarted by depressing the CONT switch.
- 5. If no error is detected, program control is transferred to location 0 to execute the loaded program.

A program listing for the cassette bootstrap loader is provided in Table F-1. Hardware addresses in the PDP-11 use 18 bits; thus, bits A15, A16, and A17 are considered in designating the most significant octal digit of the address. The software assembler uses 16-bit addresses; consequently, only bit A15 is used to designate the most significant octal digit of the address. Therefore, the addresses in Table F-1 are listed as 173XXX instead of 773XXX.

The BM792-YH program has no provisions for initializing the system since it does not issue a RESET instruction. Initialization is necessary because other devices may issue interrupts or an internal processor option may be enabled. When the BM792-YH program is started from the console, initialization is performed because the START

Table F-1 BM792-YH Cassette Bootstrap Loader Program

	A11 Ommand table ta flag	LE TO TA11 EN THEN DUIT ER REQUEST BITS IN TACS T SET TABLE COMMAND D GE /240/	x	LOW BYTE READY+TRANSFER REQUEST SPACE FORWARD BLOCK+GO READ+1LBS
	SELECT UNIT ZERO USE FOR PIC RI HOLDS ADDRESS OF CO	MOVE COMMAND FROM TABLES OF TEADY AND TRANSFERRANCH IF BITS ARE NOTHER ADVANCE MEMORY POINTER IF MINUS, TRY ANOTHER IF EQUAL, GO READ ANOTHER	HALT ON ERROR RESTART ON CONTINUE CHECK FOR ERROR BRANCH TO HALT ON EFRO	HIGH BYTE ILBS+REWIND+GO IREAD+GO IREAD+ILBS+END TABLE ITWO WORDS OF FILLER IPOWER#UP VECTOR (PC) IPOWER#UP STATUS (PS)
, ABS , = 1,73300	MOV #177500, R0 CLR (R0) MOV PC, R1 ADD #TABLE, "K1 MOV #375, R2 MOVB (R1)+, R3	MOVB (R1) +, (RØ) BITB R3, (RØ) BEG 000P2 INCB R2 BMI 000P1 CMPB R3, 0#Ø	HALT BR RESTRT TST (RØ) GLR PC	037* 005**400 + 240 724*400 + 015 0,0 + 024 CB007
8 4 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	CBOOT!	L 00 P 1 8	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	KEEEE COORD
	177500 000052 000375	2 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8		88888
1220000 000000 000000 000000 0000000	00000000000000000000000000000000000000	11121111000000000000000000000000000000	00000000000000000000000000000000000000	2010 10110 10110 1010 1010 1010 1010 10
	173 173 173 173 173 183 173 183 173 173 173 173 173 173 173 173 173 17		444 444 444 444 444 444 444 444	11111111111111111111111111111111111111
4 0 10 4 10 0 1 C	010~ 전 디 디 디 디 디 디 디 디 디 디 디 디 디 디 디 디	コキュュカススススス	7000000 700000000000000000000000000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

switch initializes the system prior to starting. However, if the BM792-YH program is started by a program transferring control to location 173300, then that program must issue a RESET instruction prior to the JMP 173300.

Normally, the PDP-11 processor's power-up vector is address 24/26; however, processors such as the PDP-11/40 and PDP-11/45 have jumper selectable power-up vectors that allow the vector address to be set to an address within a restricted range in the highest 4K-words of Unibus address. The power-down vector remains at 24/26.

The BM792-YH provides a power-up vector at address 173374/6. When the power-up trap sequence executes with a vector address set to 173374/6, program execution begins at 173300 with a priority level of 7.

The operating procedure for use of the BM792-YH cassette bootstrap loader when the cassette is operating from cassette unit number 0 at the standard octal address of 777500 is as follows:

Step	Procedure
1	Write-lock the cassette for security.
2	Mount the cassette in cassette unit number 0 (left-hand drive unit on the $TU60$).
3	Set the HALT/ENABLE switch to HALT, then to ENABLE.
4	Set the ROM address, 773300, into the Switch register.
5	Depress the LOAD ADDR switch.
6	Depress the START switch. The cassette data should then read into the read-write memory.

The operating procedure to bootstrap load from cassette unit number 1 or from a cassette unit other than one at the standard octal address of 777500 is as follows:

Step	Procedure
1	Write-lock the cassette for security.
2	Mount the cassette in the selected unit.
3	Set the HALT/ENABLE switch to HALT, then to ENABLE.
4	Set the R0 address, 777700, into the Switch register.
5	Depress the LOAD ADDR switch.
6	Set the address of the cassette unit into the Switch register.
7	Depress the DEP switch. This loads R0 with the address of the cassette unit.
8	With the Switch register still set at the address of the cassette unit, depress LOAD ADDR switch.
9	Set the octal designation for the cassette unit number into Switch register (000 for unit number 0 or 400 for unit number 1).
10	Depress the DEP switch. This establishes bit 08, the Unit Select bit, of the TA11 Command and Status register.
11	Set the R7 address, 777707 into the Switch register.
12	Depress the LOAD ADDR switch.
	(continued on next page)


(continued on next page)

Step	Procedure
13	Set 773306 into the Switch register.
14	Depress the DEP switch. This sets the PC to the BM792-YH restart address.
15	Depress the CONT switch. This starts the processor without system initialization. When started at address 773306, the BM792-YH program uses R0 to reference the cassette registers but does not modify R0 or the Unit Select bit.
	When the 128-byte program is loaded from the cassette into the read-write memory, this 128-byte program determines whether read-in will continue from this same cassette. R0 and the Unit Select bit can be modified by the loaded program so that a different cassette can be accessed for loading.

READER'S COMMENTS

Your comments and suggestions will help us in our publications.	our continuous effort to improve the quality and usefulness of
What is your general reaction to this manual? I written, etc.? Is it easy to use?	n your judgment is it complete, accurate, well organized, well
What features are most useful?	
What faults do you find with the manual?	
	·
Does this manual satisfy the need you think it v	was intended to satisfy?
Does it satisfy your needs?	Why?
	
Would you please indicate any factual errors yo	u have found.
Please describe your position.	
	Organization
Street	Department
City State	Zip or Country

	Fold Here	
and the second s		
a a sa		
and the second s		
	- — Do Not Tear - Fold Here and Staple —	
		FIRST CLASS
•		PERMIT NO. 33
		MAYNARD, MASS.
BUSINESS REPLY MAIL		
NO POSTAGE STAMP NE	CESSARY IF MAILED IN THE UNITED STATES	
Postage will be paid by:		
	Digital Equipment Corporation Technical Documentation Department	
	146 Main Street	
	Maynard, Massachusetts 01754	





DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS 01754