


BM873
restart/loader

pdp11

digital



BM873
restart/loader

1st Edition, January 1974
2nd Printing (Rev), April 1974
3rd Printing (Rev), October 1974

Copyright © 1974 by Digital Equipment Corporation

The material in this manual is for informational purposes and is subject to change without notice.

Digital Equipment Corporation assumes no responsibility for any errors which may appear in this manual.

Printed in U.S.A.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DEC	PDP
FLIP CHIP	FOCAL
DIGITAL	COMPUTER LAB
UNIBUS	MASSBUS

CONTENTS

		Page
CHAPTER 1	DESCRIPTION	
1.1	INTRODUCTION	1-1
1.2	GENERAL DESCRIPTION	1-1
1.3	FUNCTIONAL DESCRIPTION	1-2
CHAPTER 2	INSTALLATION AND CHECKOUT	
2.1	INSTALLATION	2-1
2.1.1	Start Address Selection	2-1
2.1.2	Jumper Selection	2-3
2.1.3	CPU Addressing with Volatile Memory	2-3
2.2	CHECKOUT	2-3
CHAPTER 3	PROGRAMMING	
3.1	POWER FAIL PROGRAMMING	3-1
3.2	REGISTER DESCRIPTION	3-1
CHAPTER 4	OPTIONS	
4.1	USER CUSTOM PROGRAM FOR THE BM873-YA	4-1
CHAPTER 5	INTERFACE	
CHAPTER 6	ENGINEERING DRAWINGS	
APPENDIX A	DEVICE STARTING ADDRESSES	

ILLUSTRATIONS

Figure No.	Title	Page
1-1	Remote Start Timing	1-3
1-2	Memory Read Timing	1-4
2-1	External Interface Circuit Diode Matrix	2-2
4-1	Sample ROM Program Data Sheet	4-2

TABLES

Table No.	Title	Page
1-1	BM873 Specifications	1-2

CHAPTER 1

DESCRIPTION

1.1 INTRODUCTION

This manual describes the operation and theory of the BM873 Restart/Loader. This option is intended for use with the PDP-11 family of processors. The BM873

- serves as general purpose loader for processors of the 11 family,
- contains bootstrap loaders for all common devices,
- provides the capability of loading with a "hidden console",
- permits starting from several sources e.g., pushbutton, Watchdog Timer, MODEM control, power fail, etc.,
- gives PDP-11 systems an initial program load capability,
- contains at least four starting addresses, and
- permits the calling of a special user ROM program.

It is assumed that the reader is thoroughly familiar with the operation of the PDP-11 processor with which this option is used.

1.2 GENERAL DESCRIPTION

The BM873 option is mounted on a single quad-sized module which plugs into a small peripheral controller (SPC) slot. In its basic version, the BM873-YA contains several bootstrap loader programs within a 128-word Read-Only Memory (ROM). The BM873-YB contains, within a 256-word ROM, the bootstrap loader programs for Massbus devices, in addition to the programs contained on the BM873-YA. These programs may be loaded either from the console (Load Address and Start), by a JMP instruction in the program, or by an external contact closure or voltage level. The external interface is made via an 8-pin Mate-N-Lok connector. Specifications are listed in Table 1-1.

**Table 1-1
BM873 Specifications**

Capacity	
BM873-YA	128 words, read only (256 words optional)
BM873-YB	256 words, read only
Word length	16 bits
ROM cycle time	500 ns
Voltage requirements	+5 V \pm 5% -15 V \pm 5%
Current requirements	1.0 A max @ +5 V 2.0 mA max @ -15 V
Operating temperature	10° to 50° C
Humidity	20% to 95%

1.3 FUNCTIONAL DESCRIPTION

The BM873 consists of two basic sections: the Restart Sequencer and the ROM.


Figure 1-1 shows the remote start timing. The Restart Sequencer takes contact closures or voltage levels and, after filtering and delaying, sets one of four Start Address Select flip-flops. The setting of one of the flip-flops causes the Begin Load Sequence flip-flop to set; this, in turn, initiates two one-shots to create a BUS AC LO/BUS DC LO sequence. The processor responds to the sequence by performing its normal power-down and power-up trap routines. Prior to the power-up sequence, however, the BM873 option asserts 773000 on the Unibus Address Lines. As a result, when the Program Counter (PC) and Processor Status Word (PSW) are restored, the data is taken from locations 773024/26 (nonvolatile memory systems) or from locations 773224/26 (volatile memory systems). Both of these addresses are locations within the BM873 option. The data from 773*24 is 173000; the data from 773*26 is 340, establishing a priority level of 7.

The data read from 773*24 (173000) will have an offset address ORed onto Offset Address bits 8 through 1, giving a range of 173000 to 173776. The offset address bits are enabled by one of the four Start Address Select flip-flops via a diode matrix (Paragraph 2.1.1). Each bootstrap loader program has its own starting address, and it is this address that is selected via the offset address bits.

In the BM873-YB, some of the bootstrap loader programs have two starting addresses. The first address automatically selects unit zero and the second address selects the unit specified in the switch register. See Appendix A for device starting addresses.

The following sequence of operations would be typical:

- Close external switch and wait for switch filter delay.
- Assert AC LO; wait 6 ms.
- Assert DC LO for 6 ms; then wait 8 ms.
- Drop AC LO and assert address 773000.
- Wait for INIT to finish.
- The processor enters power-up routine.




11-2408

Figure 1-1 Remote Start Timing

- The BM873 option recognizes the fetch of address 773024 or 773224 and asserts 173XXX plus the 8-bit offset address to the data lines.
- The processor reads location 773026 or 773226 which is always 000340 (priority level 7).
- The processor fetches the next instruction from the ROM in address range 773000–773776. From this point, the bootstrap loader program contained in the ROM has control. (In the PDP-11/35 and PDP-11/40 systems, the PSW is fetched before the PC.)

If an actual power fail occurs in a nonvolatile memory system, the BM873 option does nothing, and the power-down and power-up traps work in the normal manner. If an actual power fail occurs in a volatile memory system, the power-up jumpers in the processor are set for 173224. During power-up the processor will fetch from 173224; the combination of address 773224 and no external lines asserted will cause the BM873 option to assert line 1 as a default case. Thus, in this case, the offset address selected for line 1 becomes the bootstrap loader call for power fail.

Data is read from the ROM in two bytes. Address bits 7 through 1 are present at all times via the bus receivers. Address bit 0 is generated on the module. A0 is always clear prior to a read cycle. The setting of A0 clocks the first byte into a holding register and simultaneously changes the address to gate the second byte to the output drivers. After a delay of about 200 ns, the output gates are enabled and the ROM data is placed on the Unibus. SSSYN is asserted about 150 ns later, completing the read cycle. Figure 1-2 illustrates memory read timing.



11-2407

Figure 1-2 Memory Read Timing

CHAPTER 2

INSTALLATION AND CHECKOUT

2.1 INSTALLATION

Normally the BM873 Restart/Loader is installed at the factory and no further installation is required. However, if this option is added to an existing system, it may be necessary to add wiring to make the AC LO and DC LO signals available. These signals are provided on the PDP-11/05 and PDP-11/45 processors, and on the DD11-B. On the PDP-11/15, PDP-11/20, PDP-11/35, PDP-11/40, and the DD11-A it is necessary to ensure that the SPC slot containing the BM873 has BUS AC LO and BUS DC LO wiring available as follows:

Pin CV1 to B01F1 or B04F1 (BUS AC LO)

Pin CN1 to B01F2 or B04F2 (BUS DC LO)

If the wiring is not present, it must be added by hand-wiring, using a wire color different from that of the existing backplane wiring.

NOTE

The BM873 option must be on the CPU side of any bus buffer.

2.1.1 Start Address Selection

Each of the four external interface circuits has an associated address which must be specified for that circuit to be addressed. Each address consists of a fixed high-order portion (773XXX) and a low-order portion (bits 8 through 1) that is selected by adding or cutting diodes (Figure 2-1). When adding diodes, a low-wattage iron should be used and care should be taken with the plated mounting holes, so that the plating is not lifted from the laminate by the heat. The diodes (DEC type 664 or 1N3606) should be positioned so that their cathodes point toward the gold fingers of the module.

Appendix A lists starting addresses for various devices used with the BM873-YA and BM873-YB Restart/Loaders. The three rightmost digits of the address represent the low-order portion to be selected via diodes.

The diagnostic program for this option contains a listing of the loader program in the comments portion of the Data Compare section. That diagnostic will be updated to contain the starting addresses and listing of future variations (-YC, etc.).




Figure 2-1 External Interface Circuit Diode Matrix

11-2406

2.1.2 Jumper Selection

The BM873 module contains three jumpers that are marked with the numerals 1, 2, and 3. Jumpers 1 and 2 are used to compensate for differences between the PDP-11/40 and 11/35 and all other PDP-11 family processors. Jumper 1 should be installed when the option is used with either the PDP-11/40 or the PDP-11/35. Jumper 2 should be installed for use with any other processor in the PDP-11 family.

Jumper 3 controls access to an extra 128 words of ROM. When this jumper is cut, additional addresses from 773400 to 773776 become available. For the BM873-YB, this jumper is always cut.

2.1.3 CPU Addressing with Volatile Memory

When this option is used in computers with volatile memory, the power fail trap address must be jumpered to 773224 if automatic reloading is desired.

For a PDP-11/45 CPU, install jumpers W6, W3, and W1 on the M8100 board. This will provide an address of 773224.

For a PDP-11/40 CPU, connect jumper W7 on the M7235 board for a binary 1. This jumper will provide an address of 7732XX. The last two digits are provided by jumpers 4 and 2.

2.2 CHECKOUT

The diagnostic program for the BM873 option is MAINDEC-11-DZBMD-A. This program starts with a dialogue and is self-explanatory. As new ROM programs are implemented, this diagnostic may be modified. However, the basic version may be used on all option variations as long as the user visually checks the ROM data following the first pass.

The diagnostic contains the instructions for its own operation. The opening dialogue establishes which option variation (-YA, -YB, etc.) is being tested.

CHAPTER 3

PROGRAMMING

This device is a Read-Only Memory and requires no programming. However, certain factors must be considered in system programming as the following paragraphs explain.

3.1 POWER FAIL PROGRAMMING

With the BM873 option installed, the power-down/power-up routines may require modification, depending on the bootstrap used. Use of the external interface causes the power-fail sequence in the CPU when AC LO is detected going low; the power-up trap program is not used, and, therefore, not restored.

This is not a problem when a bootstrap loads into core and overwrites location 24, because the new program will set up the power-fail routine. However, if the new program does not reload location 24, the next power-fail sequence (may be real) will find the power-up restore program instead of the power-down routine.

This condition can be resolved by the power-fail routine testing this option with any DATI instruction. The combination of this option and a real power-fail will cause the DATI to perform in a normal manner. The combination of this option and the external interface active (causing the AC LO and trap) will cause a nonexistent device trap (no SSYN) to location 4.

```
                MOV                #1S,@#4                ; TRAP CATCHER
                CLR                @#6
                TST                @#173000                ; DEV BLIND?
                NOP
2S:             MOV                #PWRUP,@#24            ; REAL PWR FAIL
                (SAVE ROUTINE)
1S:             HALT
```

Example 1

The above program works because this option goes “blind” (will not return SSYN) when it has been activated by an external interface signal. This condition continues from the assertion of AC LO until the release of DC LO.

3.2 REGISTER DESCRIPTION

There are no registers in this device. There are four flip-flops that can be loaded for diagnostic purposes but they cannot be read.

CHAPTER 4

OPTIONS

4.1 USER CUSTOM PROGRAM FOR THE BM873-YA

Two etched circuit positions on the BM873-YA board provide an extra 128 words of ROM. To add this extra memory capacity, Jumper 3 must be cut, permitting address recognition of all 256 words.

Figure 4-1 is a sample ROM program data sheet that can be helpful in programming the ROMs. Columns 1 and 2 contain the PDP-11 program listing. From the address data in column 1, the ROM starting address can be determined and the offset diodes cut (diode = 1; no diode = 0). The data in column 2 must be expressed in binary form as in columns 3 and 4. (Note that byte 1 is moved to the line below that of the original entry.) The eight binary digits for each byte are then shifted into columns 5 and 6 under the ROM B and ROM A headings, respectively. Columns 7 and 8 contain the resulting ROM address in binary and decimal form, respectively. Column 8 consists of four columns of decimal addresses, distinguished by the configuration of the 2 MSB of the binary address. Each program data sheet contains 64 ROM locations (32 words), hence four sheets are required to encode all 128 words. Therefore, only one of the four subcolumns of decimal addresses actually applies for each sheet, and the other three should be crossed out to avoid confusion. The 2-column checklist between columns 7 and 8 can be used for checkoff purposes, e.g., checking off ROMs as they are blasted.

A blank program data sheet is included in Chapter 6 to assist the user in programming the read-only memory of the BM873.

Customers who wish to create their own programs can purchase PROMs from integrated circuit vendors or distributors. Some distributors have programming capabilities so that programmed ROMs can be purchased. The following PROMs have been found acceptable:

Intersil type 5603A
Monolithic Memories Inc. type 6300

The following PROMs have not been tested but according to the manufacturer's data should be acceptable. Any PROM that is specified to be "pin compatible with the 74187" should work in this application.

National Semiconductor type DM8573
Signetics type 82S26

Choose one of four sheets. Cross out the other three address lists.

ROM Program Data Sheet - 32₁₀ Word Block

1 2 3 4
 ↓ ↓ ↓ ↓
 Address Bits 7 & 6

Program Listing Addr.	Octal List		ROM "B"			ROM "A"			ROM Addr.				Address Bits 7 & 6									
	Byte "1"	Byte "0"	3	2	1	0	3	2	1	0	5	4	3	2	1	0	A	B	7	6	7	6
173000	0 001 000 1	11 000 010	1	1	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	0	01	10	11
173002	0 000 000 1	00 101 101	1	1	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	1	64	128	192
173004	1 111 111 1	00 110 010	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	2	65	129	193
173006	0 000 000 0	00 000 101	1	1	1	1	1	1	1	1	1	1	1	1	1	1	✓	✓	3	66	130	194
173010	0 001 000 1	11 000 010	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	4	67	131	195
173012	0 000 000 1	00 101 001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	5	68	132	196
173014	0 001 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	6	69	133	197
173016	0 000 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	7	70	134	198
173018	0 001 000 1	00 101 001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	8	71	135	199
173020	0 000 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	9	72	136	200
173022	0 001 000 1	00 101 001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	10	73	137	201
173024	0 000 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	11	74	138	202
173026	0 001 000 1	00 101 001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	12	75	139	203
173028	0 000 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	13	76	140	204
173030	0 001 000 1	00 101 001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	77	141	205
173032	0 000 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	78	142	206
173034	0 001 000 1	00 101 001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	79	143	207
173036	0 000 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	80	144	208
173038	0 001 000 1	00 101 001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	81	145	209
173040	0 000 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	82	146	210
173042	0 001 000 1	00 101 001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	83	147	211
173044	0 000 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	84	148	212
173046	0 001 000 1	00 101 001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	85	149	213
173048	0 000 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	86	150	214
173050	0 001 000 1	00 101 001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	87	151	215
173052	0 000 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	88	152	216
173054	0 001 000 1	00 101 001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	89	153	217
173056	0 000 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	90	154	218
173058	0 001 000 1	00 101 001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	91	155	219
173060	0 000 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	92	156	220
173062	0 001 000 1	00 101 001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	93	157	221
173064	0 000 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	94	158	222
173066	0 001 000 1	00 101 001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	95	159	223
173068	0 000 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	96	160	224
173070	0 001 000 1	00 101 001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	97	161	225
173072	0 000 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	98	162	226
173074	0 001 000 1	00 101 001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	99	163	227
173076	0 000 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	100	164	228
173078	0 001 000 1	00 101 001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	101	165	229
173080	0 000 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	102	166	230
173082	0 001 000 1	00 101 001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	103	167	231
173084	0 000 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	104	168	232
173086	0 001 000 1	00 101 001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	105	169	233
173088	0 000 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	106	170	234
173090	0 001 000 1	00 101 001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	107	171	235
173092	0 000 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	108	172	236
173094	0 001 000 1	00 101 001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	109	173	237
173096	0 000 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	110	174	238
173098	0 001 000 1	00 101 001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	111	175	239
173100	0 000 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	112	176	240
173102	0 001 000 1	00 101 001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	113	177	241
173104	0 000 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	114	178	242
173106	0 001 000 1	00 101 001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	115	179	243
173108	0 000 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	116	180	244
173110	0 001 000 1	00 101 001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	117	181	245
173112	0 000 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	118	182	246
173114	0 001 000 1	00 101 001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	119	183	247
173116	0 000 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	120	184	248
173118	0 001 000 1	00 101 001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	121	185	249
173120	0 000 000 1	00 000 110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	✓	✓	14	122	186	

CHAPTER 5

INTERFACE

The external interface consists of four separate high-impedance receivers with 4.7-kilohm resistors in series with each one. A -15 V source is provided through 10 kilohms to facilitate the use of contact closures. The external interface also accepts single-ended voltage inputs. A signal of 0.5 mA at -4 V or greater will cause a Restart sequence. The maximum permissible input is ± 25 V.

These inputs are filtered with RC networks and Schmitt triggers and have a time delay of approximately 10 to 15 ms. The signal must remain for at least 150 ms. Only one external line may be active at a time; two or more active at the time of the sample will cause a race condition until one wins, but the result will be indeterminate.

The interface connector is an 8-pin male Mate-N-Lok (DEC Part Number 12-09340-01). Five pins (DEC Part Number 12-09378) are required for connection--placed as shown in Figure 2-1.


CHAPTER 6

ENGINEERING DRAWINGS

This chapter contains the 4-sheet engineering drawing of the BM873 (D-CS-M873-0-1) and a blank program data sheet for use in programming the read-only memory of this option. Use of these sheets is described in Chapter 4 of this manual.

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission. COPYRIGHT © 1973 DIGITAL EQUIPMENT CORPORATION


NOTES:
 1. E4 MUST BE AN 11380 PART NO. 19-11113.



IC PIN LOCATIONS

74175	8	16
11380	1	8
74123	8	16
74187	8	16
IC TYPE	GND	+5V

GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY. EXCEPTIONS ARE STATED ABOVE.



REF	QTY	QTY	REF DESIGNATION	DESCRIPTION	PART NO.	ITEM NO.
REF	REF	REF		X-Y COORDINATE HOLE LOCATION	K-00-M878-0-4	1
REF	REF	REF		ASSY/DRILLING HOLE LAYOUT	D-AH-M878-0-5	2
REF	REF	REF		MODULE ECO HISTORY	B-MH-M873-0-6	3
1	1	4		ETCHED CKT BRD	8910703	4
1	1	1	C51	CAP 33 PF 100V DM	1000009	5
1	1	1	C52	CAP 100 PF 100V DM	1000016	6
2	2	2	C65, C66	CAP 470 PF 100V DM	1000024	7
46	46	46	C1-C45, C53	CAP .01 UF 50V 20% DISC	1001010	8
1	1	1	C54	CAP .15 UF 35V 20% TANT	1002100	9
2	2	2	C54, 55	CAP 1 UF 35V 10% TANT	1001776	10
4	4	4	C56-C59	CAP 2.2 UF 35V 10% TANT	1002481	11
2	2	2	C60, C61	GAP 3.3 UF 20V 10% TANT	1005334	12
5	5	5	C46-C50	CAP 6.8 UF 35V 10% TANT	1005308	13
3	3	3	C62, C63, C67	CAP 39 UF 10V 10% TANT	1000076	14
43	43	43	D1-D43	DIODE D884	1100114	15
1	1	1	J1	CONNECTOR	1209340	16
5	5	5		PINS CONTACT	1209456	17
1	1	1	R61	RES 100 1/4W 5%	1300220	18
9	9	9	R37-R45	RES 220 1/4W 5%	1300271	19
1	1	1	R52	RES 330 1/4W 5%	1300295	20
8	8	8	R29-R36	RES 470 1/4W 5%	1300316	21
13	13	13	R1-R12, R20	RES 1K 1/4W 5%	1300365	22
8	8	8	R21-R28	RES 4.7K 1/4W 5%	1300447	23
8	8	8	R13-R19, R53	RES 10K 1/4W 5%	1300479	24
5	5	5	R46-R50	RES 18K 1/4W 5%	1302465	25
4	4	4	Q1-Q4	TRANS MXAA55	1610706	26
2	2	2		SCREW NYLON	9006401-4	27
2	2	2		NUT HEX NYLON	9007002	28
6	6	6		SPLIT LUG	9008735	29
8	8	8		EYELET	9008732	30
4	4	4		HANDLE FLIP/CHIP MAGENTA	9008337-06	31
6	6	6	E6, 7, 8, 9, 13, 25	I.C. 7400	1905575	32
1	1	1	E34	I.C. 7404	1909606	33
1	1	1	E31	I.C. 7410	1905576	34
1	1	1	E20	I.C. 7430	1905570	35
4	4	4	E14, 21, 30, 37	I.C. 7474	1905547	36
9	9	9	E40, 41, 42	I.C. 74123	1910436	37
2	2	2	E11, 12	I.C. 74175	1910681	38
8	8	8	E1, 2, 3, 5, 16, 24, 28, 36	I.C. 8081	1909705	39
5	5	5	E22, 28, 27, 32, 35	I.C. 8015	1908713	40
7	7	7	E4, 10, 18, 23, 33, 38, 39	I.C. 11380	1911113	41
-	-	-	E16	I.C. 74187	23044-A2	42
-	-	-	E17	I.C. 74187	23045-A2	43
1	1	1	E18	IC 74187	23087-A2	44
1	1	1	E17	IC 74187	23090-A2	45
1	1	1	E19	IC 74187	23091-A2	46

FIRST USED ON OPTION MODEL PDP 11

ETCH BOARD REV C

DRN: X. Davis DATE: 11-10-73
 CHK'D: DATE: 11/30/73
 ENG: DATE: 11/30-73
 PROD: DATE: 11/30-73
 PRD: DATE: 11/30-73

TITLE: RESTART LOADER

NEXT HIGHER ASSY: B-DD-BM873-0

SCALE: NONE

SHEET: 1 OF 4

SEMICONDUCTOR CONVERSION CHART


REVISIONS

CHK	CHANGE NO.	REV

ORIGINATED A

REV. C
 NUMBER M873-0-1
 SIZE CODE DCS 2

"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"




REF	QTY	REF DESIGNATION	DESCRIPTION	PART NO.	ITEM NO.
REF --	--		WORD LISTING OF YB ROM CONTENTS	B-AP-M873-0-14	56
-- REF --	--		WORD LISTING OF YA ROM CONTENTS	B-AP-M873-0-9	55
REF --	--		ROM LISTING FOR 23092 A2	K-RL-M873-0-13	54
REF --	--		ROM LISTING FOR 23091 A2	K-RL-M873-0-12	53
REF --	--		ROM LISTING FOR 23090 A2	K-RL-M873-0-11	52
REF --	--		ROM LISTING FOR 23089 A2	K-RL-M873-0-10	51
-- REF --	--		ROM LISTING FOR 23045A2	K-RL-M873-0-8	50
-- REF --	--		ROM LISTING FOR 23044A2	K-RL-M873-0-7	49
A/R A/R	--	W1, W2, W3	JUMPER	9107560-1	48
I	--	E20	IC 74187	23092-A2	47

PARTS LIST

REVISIONS		
CHK	CHANGE NO.	REV.

TITLE RESTART LOADER
 SIZE CODE DCS NUMBER M873-0-1 REV. C
 SCALE --- SHEET 2 OF 4 DIST.

8 7 6 5 4 3 2 1



Choose one of four sheets. Cross out the other three address lists.

ROM Program Data Sheet - 32₁₀ Word Block

Program Listing Addr.	Octal List		ROM "B" 3 2 1 0	ROM "A" 3 2 1 0	ROM Addr. 5 4 3 2 1 0	A	B	Address Bits 7 & 6			
	Byte "1"	Byte "0"						7 6	01	7 6	10
0	000000	000000			000000			0	64	128	192
1					000010			1	65	129	193
2					000010			2	66	130	194
3					000100			3	67	131	195
4					000100			4	68	132	196
5					000110			5	69	133	197
6					000110			6	70	134	198
7					001000			7	71	135	199
8					001000			8	72	136	200
9					001010			9	73	137	201
10					001010			10	74	138	202
11					001100			11	75	139	203
12					001100			12	76	140	204
13					001110			13	77	141	205
14					001110			14	78	142	206
15					010000			15	79	143	207
16					010000			16	80	144	208
17					010010			17	81	145	209
18					010010			18	82	146	210
19					010100			19	83	147	211
20					010100			20	84	148	212
21					010110			21	85	149	213
22					010110			22	86	150	214
23					011000			23	87	151	215
24					011000			24	88	152	216
25					011010			25	89	153	217
26					011010			26	90	154	218
27					011010			27	91	155	219
28					011100			28	92	156	220
29					011100			29	93	157	221
30					011110			30	94	158	222
31					100000			31	95	159	223
32					100000			32	96	160	224
33					100010			33	97	161	225
34					100010			34	98	162	226
35					100100			35	99	163	227
36					100100			36	100	164	228
37					100110			37	101	165	229
38					100110			38	102	166	230
39					101000			39	103	167	231
40					101000			40	104	168	232
41					101010			41	105	169	233
42					101010			42	106	170	234
43					101100			43	107	171	235
44					101100			44	108	172	236
45					101110			45	109	173	237
46					101110			46	110	174	238
47					110000			47	111	175	239
48					110000			48	112	176	240
49					110010			49	113	177	241
50					110010			50	114	178	242
51					110100			51	115	179	243
52					110100			52	116	180	244
53					110110			53	117	181	245
54					110110			54	118	182	246
55					111000			55	119	183	247
56					111000			56	120	184	248
57					111010			57	121	185	249
58					111010			58	122	186	250
59					111100			59	123	187	251
60					111100			60	124	188	252
61					111110			61	125	189	253
62					111110			62	126	190	254
63					111110			63	127	191	255

APPENDIX A

DEVICE STARTING ADDRESSES

BM873-YA Starting Addresses

Address	Device Type
773000	RF11 DECdisk
773010	RK11 Disk
773020	Transfer to address contained in switch register
773030	TC11 DECtape
773050	TM11 DECmagtape
773100	RP11 Disk Pack
773144	RC11 Disk
773210	KL11/DC11 Console TTY Reader
773230	TA11 Cassette
773312	PC11 Paper Tape Reader

BM873-YB Starting Addresses

Address	Device Type
773000	RH11/RS03/RS04 Disk (Unit zero)
773002	RH11/RS03/RS04 Disk (Unit specified in switch register)
773030	RK11 Disk (Unit zero)
773032	RK11 Disk (Unit specified in switch register)
773070	TC11 DECtape
773110	TM11 DECmagtape
773136	RF11 DECdisk
773150	RH11/TU16/TM02 Tape Drive
773212	RC11 Disk
773230	RH11 Device Combination (Unit zero)*
773231	RH11 Device Combination (Unit specified in switch register)
773320	RH11/RP04 Disk (Unit zero)
773322	RH11/RP04 Disk (Unit specified in switch register)
773344	Transfer to address contained in switch register
773350	RP11 Disk Pack (Unit zero)
773352	RP11 Disk Pack (Unit specified in switch register)
773510	KL11/DL11 Console TTY Reader
773524	TA11 Cassette (Unit zero)
773526	TA11 Cassette (Unit specified in switch register)
773620	PC11 Paper Tape Reader

*If the TM02/TU16 is selected, the value in the console switch register is the position of the TM02 on the RH11, instead of the unit number on the TU16 drive. The slave unit number (number on TU16) should still be zero.

BM 873 RESTART/LOADER
DEC-11-H873A-C-D

Reader's Comments

Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publications.

What is your general reaction to this manual? In your judgment is it complete, accurate, well organized, well written, etc.? Is it easy to use? _____

What features are most useful? _____

What faults do you find with the manual? _____

Does this manual satisfy the need you think it was intended to satisfy? _____

Does it satisfy *your* needs? _____ Why? _____

Would you please indicate any factual errors you have found. _____

Please describe your position. _____

Name _____ Organization _____

Street _____ Department _____

City _____ State _____ Zip or Country _____

Fold Here


Do Not Tear - Fold Here and Staple

FIRST CLASS
PERMIT NO. 33
MAYNARD, MASS.

BUSINESS REPLY MAIL
NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES

Postage will be paid by:

Digital Equipment Corporation
Technical Documentation Department
146 Main Street
Maynard, Massachusetts 01754





digital

**DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASSACHUSETTS 01754**