
BM873 restart/loader

digital



BM873 restart/loader

1st Edition, January 1974 2nd Printing (Rev), April 1974 3rd Printing (Rev), October 1974

Copyright © 1974 by Digital Equipment Corporation

The material in this manual is for informational purposes and is subject to change without notice.

Digital Equipment Corporation assumes no responsibility for any errors which may appear in this manual.

Printed in U.S.A.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DEC

PDP

FLIP CHIP

FOCAL

DIGITAL

COMPUTER LAB

UNIBUS

MASSBUS

CONTENTS

		Page
CHAPTER 1	DESCRIPTION	
1.1 1.2	INTRODUCTION	. 1-1
1.3	GENERAL DESCRIPTION FUNCTIONAL DESCRIPTION	. 1-1 . 1-2
CHAPTER 2	INSTALLATION AND CHECKOUT	
2.1	INSTALLATION	. 2-1
2.1.1	Start Address Selection	2-1
2.1.2	Jumper Selection	2-3
2.1.3 2.2	CPU Addressing with Volatile Memory CHECKOUT	2-3
		2-3
CHAPTER 3	PROGRAMMING	
3.1	POWER FAIL PROGRAMMING	3-1
3.2	REGISTER DESCRIPTION	3-1
CHAPTER 4	OPTIONS	
4.1	USER CUSTOM PROGRAM FOR THE BM873-YA	4-1
CHAPTER 5	INTERFACE	
CHAPTER 6	ENGINEERING DRAWINGS	
APPENDIX A	DEVICE STARTING ADDRESSES	
	ILLUSTRATIONS	
Figure No.	Title	Page
1-1	Remote Start Timing	1-3
1-2	Memory Read Timing	1-4
2-1	External Interface Circuit Diode Matrix	2-2
4-1	Sample ROM Program Data Sheet	4-2
	TABLES	
Table No.	Title	Page
1-1	BM873 Specifications	1-2
	•	1-2

CHAPTER 1 DESCRIPTION

1.1 INTRODUCTION

This manual describes the operation and theory of the BM873 Restart/Loader. This option is intended for use with the PDP-11 family of processors. The BM873

- serves as general purpose loader for processors of the 11 family,
- contains bootstrap loaders for all common devices,
- provides the capability of loading with a "hidden console",
- permits starting from several sources e.g., pushbutton, Watchdog Timer, MODEM control, power fail, etc.,
- gives PDP-11 systems an initial program load capability,
- contains at least four starting addresses, and
- permits the calling of a special user ROM program.

It is assumed that the reader is thoroughly familiar with the operation of the PDP-11 processor with which this option is used.

1.2 GENERAL DESCRIPTION

The BM873 option is mounted on a single quad-sized module which plugs into a small peripheral controller (SPC) slot. In its basic version, the BM873-YA contains several bootstrap loader programs within a 128-word Read-Only Memory (ROM). The BM873-YB contains, within a 256-word ROM, the bootstrap loader programs for Massbus devices, in addition to the programs contained on the BM873-YA. These programs may be loaded either from the console (Load Address and Start), by a JMP instruction in the program, or by an external contact closure or voltage level. The external interface is made via an 8-pin Mate-N-Lok connector. Specifications are listed in Table 1-1.

Table 1-1 BM873 Specifications

Capacity BM873-YA	128 words, read only (256 words optional)
BM873-YB	256 words, read only
Word length	16 bits
ROM cycle time	500 ns
Voltage requirements	+5 V ±5%
	-15 V ±5%
Current requirements	1.0 A max @ +5 V
	2.0 mA max @ -15 V
Operating temperature	10° to 50° C
Humidity	20% to 95%

1.3 FUNCTIONAL DESCRIPTION

The BM873 consists of two basic sections: the Restart Sequencer and the ROM.

Figure 1-1 shows the remote start timing. The Restart Sequencer takes contact closures or voltage levels and, after filtering and delaying, sets one of four Start Address Select flip-flops. The setting of one of the flip-flops causes the Begin Load Sequence flip-flop to set; this, in turn, initiates two one-shots to create a BUS AC LO/BUS DC LO sequence. The processor responds to the sequence by performing its normal power-down and power-up trap routines. Prior to the power-up sequence, however, the BM873 option asserts 773000 on the Unibus Address Lines. As a result, when the Program Counter (PC) and Processor Status Word (PSW) are restored, the data is taken from locations 773024/26 (nonvolatile memory systems) or from locations 773224/26 (volatile memory systems). Both of these addresses are locations within the BM873 option. The data from 773*24 is 173000; the data from 773*26 is 340, establishing a priority level of 7.

The data read from 773*24 (173000) will have an offset address ORed onto Offset Address bits 8 through 1, giving a range of 173000 to 173776. The offset address bits are enabled by one of the four Start Address Select flip-flops via a diode matrix (Paragraph 2.1.1). Each bootstrap loader program has its own starting address, and it is this address that is selected via the offset address bits.

In the BM873-YB, some of the bootstrap loader programs have two starting addresses. The first address automatically selects unit zero and the second address selects the unit specified in the switch register. See Appendix A for device starting addresses.

The following sequence of operations would be typical:

- Close external switch and wait for switch filter delay.
- Assert AC LO; wait 6 ms.
- Assert DC LO for 6 ms; then wait 8 ms.
- Drop AC LO and assert address 773000.
- Wait for INIT to finish.
- The processor enters power-up routine.




Figure 1-1 Remote Start Timing

- The BM873 option recognizes the fetch of address 773024 or 773224 and asserts 173XXX plus the 8-bit offset address to the data lines.
- The processor reads location 773026 or 773226 which is always 000340 (priority level 7).
- The processor fetches the next instruction from the ROM in address range 773000-773776. From this point, the bootstrap loader program contained in the ROM has control. (In the PDP-11/35 and PDP-11/40 systems, the PSW is fetched before the PC.)

If an actual power fail occurs in a nonvolatile memory system, the BM873 option does nothing, and the power-down and power-up traps work in the normal manner. If an actual power fail occurs in a volatile memory system, the power-up jumpers in the processor are set for 173224. During power-up the processor will fetch from 173224; the combination of address 773224 and no external lines asserted will cause the BM873 option to assert line 1 as a default case. Thus, in this case, the offset address selected for line 1 becomes the bootstrap loader call for power fail.

Data is read from the ROM in two bytes. Address bits 7 through 1 are present at all times via the bus receivers. Address bit 0 is generated on the module. A0 is always clear prior to a read cycle. The setting of A0 clocks the first byte into a holding register and simultaneously changes the address to gate the second byte to the output drivers. After a delay of about 200 ns, the output gates are enabled and the ROM data is placed on the Unibus. SSYN is asserted about 150 ns later, completing the read cycle. Figure 1-2 illustrates memory read timing.




Figure 1-2 Memory Read Timing

CHAPTER 2 INSTALLATION AND CHECKOUT

2.1 INSTALLATION

Normally the BM873 Restart/Loader is installed at the factory and no further installation is required. However, if this option is added to an existing system, it may be necessary to add wiring to make the AC LO and DC LO signals available. These signals are provided on the PDP-11/05 and PDP-11/45 processors, and on the DD11-B. On the PDP-11/15, PDP-11/20, PDP-11/35, PDP-11/40, and the DD11-A it is necessary to ensure that the SPC slot containing the BM873 has BUS AC LO and BUS DC LO wiring available as follows:

Pin CV1 to B01F1 or B04F1 (BUS AC LO)

Pin CN1 to B01F2 or B04F2 (BUS DC LO)

If the wiring is not present, it must be added by hand-wiring, using a wire color different from that of the existing backplane wiring.

NOTE

The BM873 option must be on the CPU side of any bus buffer.

2.1.1 Start Address Selection

Each of the four external interface circuits has an associated address which must be specified for that circuit to be addressed. Each address consists of a fixed high-order portion (773XXX) and a low-order portion (bits 8 through 1) that is selected by adding or cutting diodes (Figure 2-1). When adding diodes, a low-wattage iron should be used and care should be taken with the plated mounting holes, so that the plating is not lifted from the laminate by the heat. The diodes (DEC type 664 or 1N3606) should be positioned so that their cathodes point toward the gold fingers of the module.

Appendix A lists starting addresses for various devices used with the BM873-YA and BM873-YB Restart/Loaders. The three rightmost digits of the address represent the low-order portion to be selected via diodes.

The diagnostic program for this option contains a listing of the loader program in the comments portion of the Data Compare section. That diagnostic will be updated to contain the starting addresses and listing of future variations (-YC, etc.).




Figure 2-1 External Interface Circuit Diode Matrix

2.1.2 Jumper Selection

The BM873 module contains three jumpers that are marked with the numerals 1, 2, and 3. Jumpers 1 and 2 are used to compensate for differences between the PDP-11/40 and 11/35 and all other PDP-11 family processors. Jumper 1 should be installed when the option is used with either the PDP-11/40 or the PDP-11/35. Jumper 2 should be installed for use with any other processor in the PDP-11 family.

Jumper 3 controls access to an extra 128 words of ROM. When this jumper is cut, additional addresses from 773400 to 773776 become available. For the BM873-YB, this jumper is always cut.

2.1.3 CPU Addressing with Volatile Memory

When this option is used in computers with volatile memory, the power fail trap address must be jumpered to 773224 if automatic reloading is desired.

For a PDP-11/45 CPU, install jumpers W6, W3, and W1 on the M8100 board. This will provide an address of 773224.

For a PDP-11/40 CPU, connect jumper W7 on the M7235 board for a binary 1. This jumper will provide an address of 7732XX. The last two digits are provided by jumpers 4 and 2.

2.2 CHECKOUT

The diagnostic program for the BM873 option is MAINDEC-11-DZBMD-A. This program starts with a dialogue and is self-explanatory. As new ROM programs are implemented, this diagnostic may be modified. However, the basic version may be used on all option variations as long as the user visually checks the ROM data following the first pass.

The diagnostic contains the instructions for its own operation. The opening dialogue establishes which option variation (-YA, -YB, etc.) is being tested.

CHAPTER 3 PROGRAMMING

This device is a Read-Only Memory and requires no programming. However, certain factors must be considered in system programming as the following paragraphs explain.

3.1 POWER FAIL PROGRAMMING

With the BM873 option installed, the power-down/power-up routines may require modification, depending on the bootstrap used. Use of the external interface causes the power-fail sequence in the CPU when AC LO is detected going low; the power-up trap program is not used, and, therefore, not restored.

This is not a problem when a bootstrap loads into core and overwrites location 24, because the new program will set up the power-fail routine. However, if the new program does not reload location 24, the next power-fail sequence (may be real) will find the power-up restore program instead of the power-down routine.

This condition can be resolved by the power-fail routine testing this option with any DATI instruction. The combination of this option and a real power-fail will cause the DATI to perform in a normal manner. The combination of this option and the external interface active (causing the AC LO and trap) will cause a nonexistent device trap (no SSYN) to location 4.

	MOV	#1S,@#4	; TRAP CATCHER
	CLR	@#6	
	TST	@#173000	; DEV BLIND?
	NOP		
2S:	MOV	#PWRUP,@#24	; REAL PWR FAIL
	(SAVE ROUTINE)		
1S:	HALT		

Example 1

The above program works because this option goes "blind" (will not return SSYN) when it has been activated by an external interface signal. This condition continues from the assertion of AC LO until the release of DC LO.

3.2 REGISTER DESCRIPTION

There are no registers in this device. There are four flip-flops that can be loaded for diagnostic purposes but they cannot be read.

CHAPTER 4 OPTIONS

4.1 USER CUSTOM PROGRAM FOR THE BM873-YA

Two etched circuit positions on the BM873-YA board provide an extra 128 words of ROM. To add this extra memory capacity, Jumper 3 must be cut, permitting address recognition of all 256 words.

Figure 4-1 is a sample ROM program data sheet that can be helpful in programming the ROMs. Columns 1 and 2 contain the PDP-11 program listing. From the address data in column 1, the ROM starting address can be determined and the offset diodes cut (diode = 1; no diode = 0). The data in column 2 must be expressed in binary form as in columns 3 and 4. (Note that byte 1 is moved to the line below that of the original entry.) The eight binary digits for each byte are then shifted into columns 5 and 6 under the ROM B and ROM A headings, respectively. Columns 7 and 8 contain the resulting ROM address in binary and decimal form, respectively. Column 8 consists of four columns of decimal addresses, distinguished by the configuration of the 2 MSB of the binary address. Each program data sheet contains 64 ROM locations (32 words), hence four sheets are required to encode all 128 words. Therefore, only one of the four subcolumns of decimal addresses actually applies for each sheet, and the other three should be crossed out to avoid confusion. The 2-column checklist between columns 7 and 8 can be used for checkoff purposes, e.g., checking off ROMs as they are blasted.

A blank program data sheet is included in Chapter 6 to assist the user in programming the read-only memory of the BM873.

Customers who wish to create their own programs can purchase PROMs from integrated circuit vendors or distributors. Some distributors have programming capabilities so that programmed ROMs can be purchased. The following PROMs have been found acceptable:

Intersil type 5603A Monolithic Memories Inc. type 6300

The following PROMs have not been tested but according to the manufacturer's data should be acceptable. Any PROM that is specified to be "pin compatible with the 74187" should work in this application.

National Semiconductor type DM8573 Signetics type 82S26

	Choose one	of four	sheets. Cross	out the	other three	address lists.																											
L			 		76		192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	y			247	248	249	250	251	252	253	254	255
		3	→	Bits 7 & 6	7.6	0	128	129	130	131	132	133	134	135	136	137	138	139	140	141	7			182	183	184	185	186	187	188	189	190	191
of 4		7	→	Address	76	01	64	65	99	67	68	69	70	71	72	73	74	75	92	77	705	\	V	£	119	120	121	122	123	124	125	126	127
Sheet			>		76	00	0	-	2	3	4	5	9	1 2	8	6	10	111	12	13	14				55	56	57	58	59	09	61	62	63
						<u> </u>	7	7	7	7												/		4									_
			ck			4	7	7	7	7	7	7	7	7	7	7	7	7	1	7	1		A	7	7	7	7	7	7	7	7	7	7
			d Blo		ddr.	$\frac{2}{10}$	0 0	1	1 0	1	0 0		1 0		0 0	_	1 0	-	0 0				H	위		0	-	위	\dashv	0	1	1	-
			\$210 WOI		SOM	5432	0 0 0 0		0 0 0 0		0 0 0 1		0 0 0 1		0 0 1 0		0 0 1 0		0 0 1 1		100					1 1 1 0	,	1 1 0		1 1 1 1		1 1 1	
			et – 3										_									}		+			\dashv	+	-	-	\sqcap	-	
			n Data She		ROM "A"	3 2 1 0	0100	1000	1101	0001	0000	1111	1010	0000	0100	1000	1001	1000	0110	1111	0 0 0				0000	0 111	1011	-010	0000	0100	1000	1111	1000
			ROM Program Data Sheet -32_{10} Word Block		ROM "B"	3 2 1 0	0011	1000	0100	00000	1100		00000	00000	0011	1000	00100	0000	0000			1	000	0	0000	001		0000	0000		1000	0000	0000
					Octal List	Byte "0"	11 000 010	Of the first of th	101 101 00		010 011 00		101 000 00		010 000 11		100 101 00		011 000 00		1			00010011		11 001 110		101 000 00		010 000 11		111 100 00	
						Byte "1"		1 000 100 0		1000 000 0		1 111 111 1		0 000 000 0		0001000	Carlos and the second s	100000000		= = = 7					1 000 000 0		1 111 1101		0 000 000 0		1 000 100 0		0 000 000 0
					Program Listing	. <u>Data</u>	0001000		173002,000455	-	4 117462	- -	1500000, 30		173010,010702		2 000451	-	73014 177406					73066 000 423	-	1730701/167/6	- [12 000005		4 1010702		76 000417	
					Prog	<u>Addr.</u>	173000		17300		173004		173006		1730.		173012		1230,	_				17306		17307		173072		173074		173076	

of 4

Sheet

Figure 4-1 Sample ROM Program Data Sheet

CHAPTER 5 INTERFACE

The external interface consists of four separate high-impedance receivers with 4.7-kilohm resistors in series with each one. A -15 V source is provided through 10 kilohms to facilitate the use of contact closures. The external interface also accepts single-ended voltage inputs. A signal of 0.5 mA at -4 V or greater will cause a Restart sequence. The maximum permissible input is ± 25 V.


These inputs are filtered with RC networks and Schmitt triggers and have a time delay of approximately 10 to 15 ms. The signal must remain for at least 150 ms. Only one external line may be active at a time; two or more active at the time of the sample will cause a race condition until one wins, but the result will be indeterminate.


The interface connector is an 8-pin male Mate-N-Lok (DEC Part Number 12-09340-01). Five pins (DEC Part Number 12-09378) are required for connection--placed as shown in Figure 2-1.


CHAPTER 6 ENGINEERING DRAWINGS


This chapter contains the 4-sheet engineering drawing of the BM873 (D-CS-M873-0-1) and a blank program data sheet for use in programming the read-only memory of this option. Use of these sheets is described in Chapter 4 of this manual.

			,
)









Choose one	sheets. Cross out the	other three address lists.																																																		
4	r >	76	192	193	196	197	198	199	207	202	203	205	206	207	209	210	211	212	214	215	216	217	219	220	221	223	224	225	977	228	229	230	232	233	234	236	237	238	240	241	242	243	245	246	247	248	249	251	252	255	255	
~	√ vits 7 & 6	10	128	130	131	133	134	135	15.7	138	139	141	142	143	145	146	147	148	150	151	152	153	155	156	157	159	160	161	٢ ١	164	165	166	168	169	170	171	173	174	176	177	178	179	181	182	183	184	185	187	188	100	191	J k. ₹
of 4	ess	76	1 1	99	/9	69	70	71	73	74	75	77	78	79	81	82	83	84	98	87	88	68	916	92	93	95	96	97	98	100	101	102	104	105	106	108	109	110	1111	113	114	115	117	118	119	120	121	122	124	125	127	: -
Sheet	- 	76	0	1 2	2 4	- 5	9	7	x 6	10	1 2	13	14	15	17	18	19	710	22	23	24	25	27	28	30	31	32	33	35	36	37	38	40	41	42	44	45	46	4 / 48	49	50	51	53	54	55	56	57	59	09	61	70	;
	-	0						4													$\frac{1}{1}$											-	-						-				-	+					igert	+		
	i Block	Addr. 2 1 0 7	0 -	10 -	- I C		1 0	- 0		1 0	- 0		0			1 0	- 0)))	1 0	-	0 -	- -	2 -	0 0		_	0 0	-) - -	100	+-+	0 -	100	1	1 0	1 0	-	1 0	- C	_	1 0	_	0 -	1 0	-	0 0	-1 0		0 0	-	J -	-
		ROM Ad 5 4 3 2	0 0 0 0	0 0 0 0	0 0 0 1		0 0 0 1	-	-	0 0 1 0	0 0 1 1		0 0 1 1	0 0	-	0 1 0 0	-	0 1 0 1	0 1 0 1		0 1 1 0	0 1 1 0		0 1 1 1		-	1 0 0 0		1 0 0 0	1 0 0 1		1 0 0 1	1 0 1 0		1 0 1 0	1 0 1 1		1 0 1 1	1 1 0 0		1 1 0 0		1 0 1	1 1 0 1		1 1 1 0	-	1 1 0	1 1 1 1	1 1 1		
	1	·				1																															+							+		+	-	+	\prod	+	+	1
	m Data S	ROM ",																	mahada iyaa saasaasaa saka 1977																																	
	ROM Program Data Sheet	ROM "B" 3 2 1 0																																																		
		Octal List Byte "0"																																													-					
		Byte "1"																																																		
																																												0								
		Program Listing Addr. Data																																																		

		,
		•
		,
		,

APPENDIX A DEVICE STARTING ADDRESSES

BM873-YA Starting Addresses

Address	Device Type
773000	RF11 DECdisk
773010	RK11 Disk
773020	Transfer to address contained in switch register
773030	TC11 DECtape
773050	TM11 DECmagtape
773100	RP11 Disk Pack
773144	RC11 Disk
773210	KL11/DC11 Console TTY Reader
773230	TA11 Cassette
773312	PC11 Paper Tape Reader

BM873-YB Starting Addresses

Address	Device Type
773000	RH11/RS03/RS04 Disk (Unit zero)
773002	RH11/RS03/RS04 Disk (Unit specified in switch register)
773030	RK11 Disk (Unit zero)
773032	RK11 Disk (Unit specified in switch register)
773070	TC11 DECtape
773110	TM11 DECmagtape
773136	RF11 DECdisk
773150	RH11/TU16/TM02 Tape Drive
773212	RC11 Disk
773230	RH11 Device Combination (Unit zero)*
773 23 1	RH11 Device Combination (Unit specified in switch register)
773320	RH11/RP04 Disk (Unit zero)
773322	RH11/RP04 Disk (Unit specified in switch register)
773344	Transfer to address contained in switch register
773350	RP11 Disk Pack (Unit zero)
773352	RP11 Disk Pack (Unit specified in switch register)
773510	KL11/DL11 Console TTY Reader
773524	TA11 Cassette (Unit zero)
773526	TA11 Cassette (Unit specified in switch register)
773620	PC11 Paper Tape Reader

^{*}If the TM02/TU16 is selected, the value in the console switch register is the position of the TM02 on the RH11, instead of the unit number on the TU16 drive. The slave unit number (number on TU16) should still be zero.

			¥
			J.


Reader's Comments

BM 873 RESTART/LOADER DEC-11-H873A-C-D

Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publications.

What is your general reaction to this manu written, etc.? Is it easy to use?		
What features are most useful?		
What faults do you find with the manual?		
what faults do you find with the manual?		
Does this manual satisfy the need you thin	nk it was intended to satisfy?	
Does it satisfy your needs?	Why?	
Would you please indicate any factual error		
Please describe your position.		
Name	Organization	
Street	Department	
City State		_ Zip or Country

	Fold Here — — —	
	D. N. (West Pold House and Charles	
	— — Do Not Tear - Fold Here and Staple — —	
		FIRST CLASS
		PERMIT NO. 33
		MAYNARD, MASS.
BUSINESS REPLY MAIL		
NO POSTAGE STAMP NE	ECESSARY IF MAILED IN THE UNITED STATES	
Postage will be paid by:		
	Digital Equipment Corporation	
	Technical Documentation Department 146 Main Street	
	Maynard. Massachusetts 01754	





DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS 01754