

# Accelerate FPGA Designer Productivity with the ISE Design Suite





## Shortening the FGPA design flow

- Design creation
- Implementation
- Analysis, verification, debugging

## Conclusion

Page 2

© Copyright 2009 Xilinx

**EXILINX.** 



## **Today's FPGA Design Challenges**

















# **Pin Planning and Hierarchical Floorplanning**

## Early Pin Planning

- Easy Drag & Drop IO Assignment
- Semi-automatic placement modes for interfaces in few mouse clicks
- DRC check on the fly



## Hierarchical Floorplanning

- Export & reuse IP modules
- Shortens design implementation by guiding place and route
- Robust block creation capabilities

Page 12











# **Customizing Synthesis Checks**

## Avoid Design Errors by Defining Custom Design Rule Checks

## Benefits

- Errors detection at early design stages
- Integrate custom checks in reusable blocks
- Share the rules with your team

## Implemented via

Page 18 © Convright 2009 Xillinx	FAILURE: Shift Register Size must be <= 17 bits	ILINX.
	ERROR:Xst:1749 - test.vhd line 15:	G
Supported by XST	<pre> inst2: SINGLE_SRL generic map (SRL_WIDTH =&gt; 18);</pre>	;
– assert (VHDL) – \$finish/\$display (Verilog)	 assert SRL_WIDTH <= 17 report "Shift Register Size must be <= 17 bits" severity FAILURE;	DL



## PlanAhead for Optimal Design Analysis Faster Design Closure 30% Better Performance

#### Quickly identify design bottlenecks

- Visibility into design from different angles (Schematic, Device, Netlist,
- Timing, ...)One-click navigation between different views
- All views cross-probe

#### Faster Timing closure

- Quickly identify, select, constrain critical logic
- Hierarchical Floor-Planning

#### Reuse Successful Results

Page 20

- Fix logic placement for future runs





# ChipScope Pro for On-Chip Debug



## On-Chip Debugging 2x Faster

## Monitor and Debugging

- Actual system and actual speeds

#### Supports multiple personas:

- Logic, DSP, embedded, ...
- Key Features
  - Monitor any internal signal
  - Easy one-click debug signals selection
  - No need to re-implement the design
  - Integration with Agilent logic analyzers
  - Monitor thermal & voltage data via System Monitor







# **Power Reduction and Analysis**

© Copyright 2009 Xilinx

Page 25

#### Monitoring: XPower Analyzer (XPA) - Precise and detailed power data for implemented design - Vector-based (SAIF) and vector-less analysis - Helps focus on critical areas - Integration with System Generator for DSP SYSTEM GENERATOR • Evaluation of DSP algorithmic and hardware solutions Reduction: - Use predefined power optimization strategies Design Goal: Power Optimization - Various design tips and hints available on WEB: Power Consumption at 40 and 45 nm • Virtex-5 FPGA System Power Design Considerations (Life Strategy...) • ... 10% dynamic power less **E** XILINX.





- 1. Learn more at www.xilinx.com/ise
- 2. Additional videos are available at www.xilinx.com/design
- 3. Download a 30-day evaluation at www.xilinx.com/ise\_eval
- 4. Begin your Virtex-6 or Spartan-6 design today with a Xilinx Targeted Design Platform at www.xilinx.com/kits
- 5. Visit www.xilinx.com/education to get the most out of ISE Design Suite with targeted, high-quality training

© Copyright 2009 Xilinx

**E** XILINX.