



microMIPS™ GCC Toolchain Usage

Document Number: MD00784

Revision 01.02

April 26, 2011

**MIPS Technologies, Inc.
955 East Arques Avenue
Sunnyvale, CA 94085-4521**

Copyright © 2010 MIPS Technologies Inc. All rights reserved.



Contents

Section 1: Introduction	5
Section 2: GCC for microMIPS™	5
2.1: GCC Options	5
2.1.1: -mmicromips, -mno-micromips.....	5
2.1.2: -mjals, -mno-jals.....	6
2.1.3: -minterlink-mips16, -mno-interlink-mips16	7
2.2: GCC Function Attributes.....	8
2.2.1: micromips, nomicromips	8
Section 3: AS for microMIPS™	9
3.1: AS Options	9
3.1.1: -mmicromips, -mno-micromips.....	9
3.2: AS Directives	10
3.2.1: .set micromips, .set nomicromips.....	10
3.2.2: .insn.....	10
3.3: Instruction Name Postfixes.....	12
3.3.1: 16, 32	12
3.4: Labels	13
Section 4: LD for microMIPS™	14
4.1: LD Options.....	14
4.1.1: --relax.....	14
4.2: Interlinking microMIPS and MIPS32.....	15
Section 5: GCC Options for Code Size Optimization	16
5.1: Software Environment	16
5.2: MIPS-specific GCC Compiler Options.....	16
5.2.1: -mno-long-calls.....	16
5.2.2: -mno-interlink-mips16.....	17
5.2.3: -Gnum	17
5.2.4: -mno-split-addresses.....	19
5.2.5: -mno-explicit-relocs	19
5.2.6: -membedded-data.....	19
5.3: Common GCC Compiler Options	19
5.3.1: -Os	19
5.3.2: -fshort-enums	20
5.3.3: -fsee	20
5.3.4: -ffunction-sections -fdata-sections	20
5.3.5: -fomit-frame-pointer.....	20
5.3.6: -finline.....	20
5.3.7: -fno-inline-small-functions	20
5.3.8: -fno-inline-functions.....	21
5.3.9: -finline-functions-called-once	21
5.4: GCC Linker Options	21
5.4.1: --relax.....	21

5.4.2: --gc-sections.....	21
Section 6: Conclusion	21
Section 7: Document Revision History.....	22

1 Introduction

This application note explains how to use the microMIPS-specific features of the GNU Compiler Collection (GCC), GNU Assembler (AS), and GNU Linker (LD) to take full advantage of the substantial savings in code size provided by the microMIPS™ architecture. The reduction in code size has the additional benefits of reducing system memory requirements and power consumption.

The microMIPS Instruction Set Architecture (ISA) [1] is a re-encoding of MIPS32 instructions to an optimized set of 16-bit and 32-bit instructions, with the most commonly used instructions re-encoded into 16-bit instructions, and with new instructions that result in additional reductions in code size.

The performance of the microMIPS ISA is equivalent to the performance of MIPS32, and microMIPS code is assembly-language compatible with existing MIPS32 source code at the MIPS32 ABI (Application Binary Interface) level. The M14K™ [2] and M14Kc™ [3] are the first MIPS processor cores that support both the MIPS32 and the microMIPS ISAs.

2 GCC for microMIPS™

2.1 GCC Options

2.1.1 -mmicromips, -mno-micromips

The GCC options `-mmicromips` and `-mno-micromips` are used to specify that C files are to be compiled for the microMIPS ISA or MIPS32 ISA respectively. If neither option is specified, the MIPS32 ISA is used.

For example:

```
# cat add.c
int add (int a, int b)
{
    return a + b;
}

# mips-sde-elf-gcc -c -O2 -mmicromips add.c
# mips-sde-elf-objdump -dr add.o

add.o:      file format elf32-tradbigmips

Disassembly of section .text:

00000000 <add>:
   0:  459f          jr      ra
   2:  054a          addu   v0,a1,a0

# mips-sde-elf-gcc -c -O2 -mno-micromips add.c
# mips-sde-elf-objdump -dr add.o
```

```
add.o:      file format elf32-tradbigmips
```

```
Disassembly of section .text:
```

```
00000000 <add>:
   0:  03e00008      jr      ra
   4:  00a41021      addu   v0,a1,a0
```

2.1.2 -mjals, -mno-jals

The GCC options `-mjals` and `-mno-jals` enable or disable the generation of JALS (Jump and Link, Short Delay Slot) instructions. JALS is a microMIPS instruction that requires a 16-bit instruction in its delay slot, as opposed to the MIPS32 instruction JAL that requires a 32-bit instruction, so its use can produce substantial reductions in code size.

For example:

```
# cat call.c
void t2 ();

int t1 ()
{
    t2 ();
    return 2;
}

# mips-sde-elf-gcc -O2 -mmicromips -mjals -c call.c
# mips-sde-elf-objdump -dr call.o

call.o:      file format elf32-tradbigmips

Disassembly of section .text:

00000000 <t1>:
   0:  4ff5          addiu   sp,sp,-24
   2:  cbe5          sw     ra,20(sp)
   4:  7400 0000     jals   0 <t1>
                        4: R_MICROMIPS_26_S1    t2
   8:  0c00          nop
   a:  4be5          lw     ra,20(sp)
   c:  ed02          li     v0,2
   e:  4706          jraddi sp,      24

# mips-sde-elf-gcc -O2 -mmicromips -mno-jals -c call.c
# mips-sde-elf-objdump -dr call.o

call.o:      file format elf32-tradbigmips

Disassembly of section .text:

00000000 <t1>:
   0:  4ff5          addiu   sp,sp,-24
   2:  cbe5          sw     ra,20(sp)
```

```

4:  f400 0000    jal    0 <t1>
           4: R_MICROMIPS_26_S1    t2
8:  0000 0000    nop
c:  4be5        lw    ra,20(sp)
e:  ed02        li    v0,2
10: 4706        jraddiusp    24
12: 0c00        nop

```

For bare-metal systems (mips-sde-elf targets), `-mjals` is the default. For Linux systems (mips-linux-gnu targets), `-mno-jals` is the default. Note that if the target function of the JALS instruction is a MIPS32 function, the linker will issue an error, because it cannot transform a JALS to a JALX by expanding the delay slot instruction from 16 to 32 bits. Therefore, use `-mjals` only when all target functions of microMIPS calls are microMIPS functions. When there might be mode switches from microMIPS to MIPS32, use `-mno-jals`.

2.1.3 -minterlink-mips16, -mno-interlink-mips16

The GCC option `-minterlink-mips16` must be used when there are possible mode switches between microMIPS and MIPS32. Without `-minterlink-mips16` (or with `-mno-interlink-mips16`), GCC performs leaf function optimization by converting a function call to a direct jump (J), but the linker is unable to transform J to JALX for the required mode switch. Therefore, both `-minterlink-mips16` and `-mno-jals` (Section 2.1.2 “`-mjals, -mno-jals`”) must be used for possible mode switches from microMIPS to MIPS32 code, and `-minterlink-mips16` must be used for possible mode switches from MIPS32 to microMIPS code.

For example:

```

# cat leaf.c
void s2();

void s1()
{
    s2();
}

# mips-sde-elf-gcc -c -O2 -mmicromips -mno-interlink-mips16 leaf.c
# mips-sde-elf-objdump -dr leaf.o

leaf.o:      file format elf32-tradbigmips

Disassembly of section .text:

00000000 <s1>:
   0:  d400 0000    j      0 <s1> # NOT for mode switch
           0: R_MICROMIPS_26_S1    s2
   4:  0c00        nop
   6:  0c00        nop

# mips-sde-elf-gcc -c -O2 -mmicromips -minterlink-mips16 leaf.c
# mips-sde-elf-objdump -dr leaf.o

leaf.o:      file format elf32-tradbigmips

Disassembly of section .text:

00000000 <s1>:

```

2 GCC for microMIPS™

```
0: 4ff5      addiu   sp,sp,-24
2: cbe5      sw      ra,20(sp)
4: 7400 0000  jals   0 <s1> # NOT for mode switch
              4: R_MICROMIPS_26_S1   s2
8: 0c00      nop
a: 4be5      lw      ra,20(sp)
c: 4706      jraddi  sp,24
e: 0c00      nop

# mips-sde-elf-gcc -c -O2 -mmicromips -minterlink-mips16 -mno-jals leaf.c
# mips-sde-elf-objdump -dr leaf.o

leaf.o:      file format elf32-tradbigmips

Disassembly of section .text:

00000000 <s1>:
0: 4ff5      addiu   sp,sp,-24
2: cbe5      sw      ra,20(sp)
4: f400 0000  jal    0 <s1> # for mode switch
              4: R_MICROMIPS_26_S1   s2
8: 0000 0000  nop
c: 4be5      lw      ra,20(sp)
e: 4706      jraddi  sp,24
```

2.2 GCC Function Attributes

2.2.1 micromips, nomicromips

In C files, the function attributes `micromips` or `nomicromips` in the function declaration specify which ISA to use for that function. These function attributes override the GCC options `-mmicromips` and `-mno-micromips` (Section 2.1 “GCC Options”). Using these function attributes is a powerful tool for reducing code size.

For example:

```
# cat addsub.c
// microMIPS ISA for add()
int __attribute__((micromips)) add (int a, int b)
{
    return a + b;
}

// MIPS32 ISA for sub()
int __attribute__((nomicromips)) sub (int a, int b)
{
    return a - b;
}

# mips-sde-elf-gcc -c -O2 addsub.c
# mips-sde-elf-objdump -dr addsub.o

addsub.o:      file format elf32-tradbigmips
```



```

Disassembly of section .text:

00000000 <add>:
   0:  459f          jr      ra
   2:  054a          addu   v0,a1,a0

00000004 <sub>:
   4:  03e00008     jr      ra
   8:  00851023     subu   v0,a0,a1

```

3 AS for microMIPS™

3.1 AS Options

3.1.1 -mmicromips, -mno-micromips

The assembler options `-mmicromips` or `-mno-micromips` are used to select the assembler's ISA mode of operation. If neither option is specified, the default mode for generated code is the MIPS32 ISA.

For example:

```

# cat add.s
    .text
Add:
    addu    $2, $3, $4

# mips-sde-elf-as add.s -o add.o -mmicromips
# mips-sde-elf-objdump -dr add.o

add.o:      file format elf32-tradbigmips

Disassembly of section .text:

00000000 <Add>:
   0:  0546          addu   v0,v1,a0
   2:  0c00          nop

# mips-sde-elf-as add.s -o add.o -mno-micromips
# mips-sde-elf-objdump -dr add.o

add.o:      file format elf32-tradbigmips

Disassembly of section .text:

00000000 <Add>:
   0:  00641021     addu   v0,v1,a0

```

3.2 AS Directives

3.2.1 .set micromips, .set nomicromips

Within an assembly-language program, the `.set micromips` or `.set nomicromips` assembler directives can be used to specify the ISA to be used by the assembler. These directives override the AS options of `-mmicromips` and `-mno-micromips` (Section 3.1 “AS Options”). They are another powerful tool for reducing code size.

For example:

```
# cat addsub.s
    .text
    .set    micromips

Add:
    addu   $2, $3, $4

    .align 2
    .set    nomicromips

Sub:
    subu   $2, $3, $4

# mips-sde-elf-as addsub.s -o addsub.o
# mips-sde-elf-objdump -dr addsub.o

addsub.o:      file format elf32-tradbigmips
```

Disassembly of section `.text`:

```
00000000 <Add>:
    0:   0546          addu   v0,v1,a0
    2:   0c00          nop

00000004 <Sub>:
    4:   00641023      subu   v0,v1,a0
```

3.2.2 .insn

To enable processors to determine the current ISA (MIPS32 ISA or microMIPS ISA), the least-significant bit of an address (bit 0) is utilized as the ISA mode bit (0 = MIPS32 ISA, 1 = microMIPS ISA). This mechanism enables calls to microMIPS or MIPS32 functions via the JALR instruction by setting a register value odd (for microMIPS) or even (for MIPS32) from the address.

Use of the `.insn` directive ensures the correct handling of the ISA mode bit by the assembler and the linker. Using the `.insn` directive following a label marks the label as a text symbol. A label can also be marked as a text symbol by following it with an instruction. The text symbol is important for the microMIPS ISA, because loading an address for a microMIPS text symbol to a register sets bit 0 of the register value to 1 (via the linker). Conversely, loading an address for a MIPS32 text symbol to a register sets bit 0 of the register value to 0 (via the linker).

For example:

```
# cat insn.s
    .text
    .set    noreorder
```

```

        .ent    test
        .globl test
        .align 2
test:
    la    $2, test2 # test2 is a text symbol
    jalr   $2
    nop
    la    $2, test3 # test3 is a text symbol
    jalr   $2
    nop
    .end test

        .align 2
        .ent    test2
test2:
    addu   $2, $3, $4
    .end test2

        .align 2
        .ent    test3
test3:
    .insn
    .word  0x00831150
    .end test3

# mips-sde-elf-as insn.s -o insn.o -mmicromips
# mips-sde-elf-ld insn.o -o insn -e test
# mips-sde-elf-objdump -dr insn

```

```
insn:      file format elf32-tradbigmips
```

Disassembly of section .text:

```

0040006c <test>:
 40006c:    41a2 0040    lui     v0,0x40
 400070:    3042 0089    addiu  v0,v0,137 # The bit 0 is 1
 400074:    45c2      jalr   v0
 400076:    0000 0000    nop
 40007a:    41a2 0040    lui     v0,0x40
 40007e:    3042 008d    addiu  v0,v0,141 # The bit 0 is 1
 400082:    45c2      jalr   v0
 400084:    0000 0000    nop

00400088 <test2>:
 400088:    0546      addu   v0,v1,a0
 40008a:    0c00      nop

0040008c <test3>:
 40008c:    0083 1150    addu   v0,v1,a0

```

If a symbol is not a text symbol (e.g., a symbol for a data label), loading this symbol to a register results in a value of 0 in bit 0 of the register for both the MIPS ISA and the microMIPS ISA (via the linker). So don't use `.insn` after a data label, and don't load an instruction label as a data label. Otherwise, there may be an address error when loading data from that address for microMIPS.

3 AS for microMIPS™

For example:

```
# cat data.s
.text
.set    noreorder
.ent    test
.globl  test
.align  2

test:
    la    $2, mydata # mydata is a data symbol
    lw    $3, 0($2)
    .end test

    .align 2
    .data

mydata:
    .word 0x12345678

# mips-sde-elf-as data.s -o data.o -mmicromips
# mips-sde-elf-ld data.o -o datatest -e test
# mips-sde-elf-objdump -d --section=.text --section=.data datatest

datatest:      file format elf32-tradbigmips
```

Disassembly of section .text:

```
0040008c <test>:
 40008c:    41a2 0041        lui     v0,0x41
 400090:    3042 0098        addiu  v0,v0,152 # The bit 0 is 0
 400094:    69a0             lw     v1,0(v0)
 400096:    0c00             nop
```

Disassembly of section .data:

```
00410098 <_fdata>:
 410098:    12345678        beq    s1,s4,425a7c <_gp+0xd9ec>
```

3.3 Instruction Name Postfixes

3.3.1 16, 32

By default, the assembler uses 16-bit microMIPS instructions instead of 32-bit microMIPS instructions whenever possible. Adding 16 or 32 to the end of an instruction name (but before the “.” if the name has a “.”) forces the assembler to generate the 16-bit version or the 32-bit version of the microMIPS instruction respectively.

For example:

```
# cat add3.s
.text
Add:
    addu    $2, $3, $4
    addu16 $2, $3, $4
    addu32 $2, $3, $4
```

```
# mips-sde-elf-as add3.s -o add3.o -mmicromips
# mips-sde-elf-objdump -dr add3.o
```

```
add3.o:      file format elf32-tradbigmips
```

```
Disassembly of section .text:
```

```
00000000 <Add>:
   0:  0546          addu   v0,v1,a0
   2:  0546          addu   v0,v1,a0
   4:  0083 1150     addu   v0,v1,a0
```

Note that if there are no 16-bit or 32-bit versions of the microMIPS instruction, the assembler will issue an error.

3.4 Labels

All microMIPS functions must be preceded by a label, because microMIPS ISA information is stored in an ELF `st_other` field of the text symbol for the label. The label indicates to the assembler that the following function is in microMIPS mode. Without the label, microMIPS assembly code may be incorrectly disassembled by the utilities, as described in Section 6 “GNU Binutils <http://www.gnu.org/software/binutils>”.

For example:

```
# cat add.s
      .text
      addu   $2, $3, $4
Add:
      addu   $2, $3, $4

# mips-sde-elf-as add.s -o add.o -mmicromips
# mips-sde-elf-objdump -dr add.o

add.o:      file format elf32-tradbigmips

Disassembly of section .text:

00000000 <Add-0x2>:
   0:  05460546     0x5460546 # Decoded in wrong ISA (MIPS32 ISA)

00000002 <Add>:
   2:  0546          addu   v0,v1,a0 # Decoded in microMIPS ISA
```

4 LD for microMIPS™

4.1 LD Options

4.1.1 --relax

Using the `--relax` linker option enables the linker to perform *relaxation* for the purpose of implementing additional code-size reductions for microMIPS code.

When relaxation is enabled, the linker scans through all relocatable addresses in the object files, checking symbol values to remove unnecessary instructions and converting 32-bit microMIPS instructions to 16-bit microMIPS instructions. Note that to pass this option from GCC to LD, you must use the `-Wl,--relax` compiler switch.

Following linker relaxation, microMIPS functions may be aligned to two bytes, which means they cannot be called from MIPS32 code (MIPS32 requires functions to be on a four-byte boundary). For this reason, `--relax` can only be used for microMIPS functions that are not called by MIPS32 code.

The following example shows that `--relax` yields smaller code after linking.

```
# cat relax.s
    .text
    .ent test
    .globl test
    .align 2
test:
    jal test2
    nop
    .end test

test2:
    jr $31
    nop

# mips-sde-elf-as relax.s -o relax.o -mmicromips
# mips-sde-elf-ld relax.o -o relax -e test
# mips-sde-elf-objdump -dr relax

relax:      file format elf32-tradbigmips

Disassembly of section .text:

0040006c <test>:
  40006c:      f420 003b      jal      400076 <test2>
  400070:      0000 0000      nop # This NOP is 32 bits
  400074:      0c00          nop

00400076 <test2>:
  400076:      459f          jr      ra
  400078:      0c00          nop
  40007a:      0c00          nop

# mips-sde-elf-ld relax.o -o relax -e test --relax
```

```
# mips-sde-elf-objdump -dr relax

relax:      file format elf32-tradbigmips

Disassembly of section .text:

0040006c <test>:
  40006c:      7420 003a      jals      400074 <test2>
  400070:      0c00          nop # This NOP is relaxed to 16 bit
  400072:      0c00          nop

00400074 <test2>:
  400074:      459f          jr        ra
  400076:      0c00          nop
  400078:      0c00          nop
```

4.2 Interlinking microMIPS and MIPS32

The linker can interlink MIPS32 and microMIPS code automatically by converting JAL to JALX instructions whenever mode switches are required. However, linker errors may occur, such as in the following example.

```
# cat s2.c
void s2() {}

# cat leaf.c
void s2();

void s1()
{
    s2();
}

# mips-sde-elf-gcc -c -O2 s2.c
# mips-sde-elf-gcc -c -O2 leaf.c -mmicromips
# mips-sde-elf-ld s2.o leaf.o -o test -e s1
mips-sde-elf-ld: leaf.o: .text+0x0: jump to stub routine which is not jal
mips-sde-elf-ld: final link failed: Bad value
```

To avoid this error message (“jump to stub routine which is not jal”), recompile the microMIPS code with options “-minterlink-mips16 -mno-jals”, and recompile MIPS32 code with “-minterlink-mips16”, as discussed in [Section 2.1.2 “-mjals, -mno-jals”](#) and [Section 2.1.3 “-minterlink-mips16, -mno-interlink-mips16”](#). Also, in assembly files, make sure that no J (direct jump) or JALS instructions are used to call MIPS32 functions.

For example:

```
# mips-sde-elf-gcc -c -O2 leaf.c -mmicromips -minterlink-mips16 -mno-jals
# mips-sde-elf-ld s2.o leaf.o -o test -e s1
# mips-sde-elf-objdump -dr test

test:      file format elf32-tradbigmips

Disassembly of section .text:
```

5 GCC Options for Code Size Optimization

```
0040006c <s2>:
 40006c: 03e00008 jr ra
 400070: 00000000 nop

00400074 <s1>:
 400074: 4ff5 addiu sp,sp,-24
 400076: cbe5 sw ra,20(sp)
 400078: f010 001b jalx 40006c <s2>
 40007c: 0000 0000 nop
 400080: 4be5 lw ra,20(sp)
 400082: 4706 jraddiup 24
```

5 GCC Options for Code Size Optimization

This section explains how to use GCC toolchain options to significantly reduce code size.

5.1 Software Environment

For optimal code size reduction, the software development environment should allow project files to be compiled separately, so as to enable the precise application of the appropriate code-reducing compiler options according to the requirements of each file. For example, enabling the `-mlong-call` option might be appropriate for code that required jumps to far distant functions, but enabling it for an entire software project would result in a larger code size and execution inefficiencies.

When the software environment cannot be modified to allow for per-file compilations, we suggest that code be compiled separately and put in a library that can be integrated into the system project.

5.2 MIPS-specific GCC Compiler Options

This section describes GCC's MIPS-specific compiler options that are especially useful for reducing code size. Refer to <http://gcc.gnu.org/onlinedocs/gcc-4.4.5/gcc/MIPS-Options.html#MIPS-Options> for a complete list of MIPS-specific GCC options.

5.2.1 -mno-long-calls

This option enables use of the `jal` instruction, which is more efficient for function calls but requires the caller and callee to be in the same 256-megabyte segment, which in turn requires the linker command file to locate the functions accordingly.

When code cannot be relocated, the following strategy can be used:

1. Use the `-mlong-calls` compiler option
2. Include the `long_call` attribute of the callee function in the caller's function declaration:

```
void __attribute__((long_call)) callee(void);
void caller(void)
{
```



```

:
callee();
:
}

```

Function calls to callee() from caller() will disable the jal instruction and utilize instead a lui/addiu/jalr/nop instruction to access 32-bit addresses.

5.2.2 -mno-interlink-mips16

This option specifies that non-MIPS16 code is not required to be link-compatible with MIPS16 code. For code that uses microMIPS or MIPS16 instructions, use the `-minterlink-mips16` option to cause the compiler to add the mode-switch and alignment code required for the interlink from MIPS32 to the microMIPS or MIPS16 code.

Keep in mind that use of this option causes an increase in code size (the additional code to switch modes and realign 32-bit to 16-bit function calls) and a slight degradation in execution speed, so it should be used carefully and not for time-critical modules.

The prototypes of functions with mixed code must declared as follows:

- Function prototype for callee:

```

void __attribute__ (mips16e) calleeMIPS16e(void); //MIPS16e callee function
void __attribute__ ((micromips)) calleeMicroMIPS(void); //MicroMIPS callee function

void caller(void)
{
:
calleeMIPS16e ();
:
calleeMicroMIPS ();
:
}

```

- Function prototype for caller:

```

void __attribute__ (nomips16e) calleeMIPS32(void); //call by MIPS16e function

void __attribute__ ((nomicromips)) calleeMIPS32 (void); //call by MicroMIPS
function

```

5.2.3 -Gnum

This option directs the compiler to put definitions of externally-visible data in a small data section when that data is no bigger than `num` bytes. GCC can then use `gp`-relative addressing, which is a powerful tool for reducing code size and is a favorite among toolchain designers. Data that is stored within reach of the `gp` register can be accessed in a single instruction using a signed, 16-bit offset from the `gp` register (\$28). Because the maximum addressing range is 64K bytes, the total size of the small data section (`.sdata`, `.sbss`, `.scommon`) should be less than 64K bytes.

The use of `gp`-relative addressing requires the cooperation of compiler, assembler, linker, and run-time initialization code in pooling all the "small" data items together into a single region, and then setting the `gp` register to point to the middle of that region. The `gp` register value is assigned by the linker and re-initialized when the system is booted, so check your linker and boot code to ensure correct initialization of the maximum useful size.

5 GCC Options for Code Size Optimization

An example linker command file is that shown below.

```
.sdata :
{
    _gp = . + 0x8000; // +0x8000 give a bias to allow gp register could fix
                    // into -32768 to 32767 offset
    *(.sdata)
    *(.sdata.*)
} > ram
//Don't insert any other section
.sbss
{
    *(.sbss)
    *(.sbss.*)
} > ram
//Don't insert any other section
.scommon:
{
    *(.scommon)
    *(.scommon.*)
} > ram
```

In the above example, the gp register is set to 0x8000 at the start of .sdata, .sbss and .scommon, which allows the gp register to access an offset address of -32768 to 32767.

Make sure that all small data sections are declared as located inside the .sdata, .sbss or .scommon sections, and check the section names to make sure all small data will fit within these sections. And do not insert sections other than small data sections into the region between .sdata, .sbss and .scommon.

The system program designer may force some variables to be located at specific memory locations, for example, in internal scratchpad RAM or some special hardware driver region. Because the memory map is fixed, and there is usually a large gap between gp-relative locations and normal memory, those special memory locations should not be within range of the gp register in order to ensure that the 64K memory boundary is not exceeded. A common mistake is to fail to inform the compiler that it should not use gp-relative addressing for those memory locations.

Here is a simple example:

```
int    smallVar;
int    fixlocationVar __attribute__((section("_iram")));
```

The compiler result is :

```
smallVar ? access by gp related
fixlocationVar ? non gp related access
```

Note: If fixlocationVar is exported to other C files, make sure the variable declaration is:

```
extern int    fixlocationVar __attribute__((section("_iram")));
```

A common mistake is to fail to declare the the variable's section type as extern in the .c or .h file. Without the extern section declaration and section attribute declared as iram, the compiler will incorrectly interpret fixlocationVar as accessible relative to the gp register.

5.2.4 -mno-split-addresses

This option disables use of the `%hi()` and `%lo()` assembler relocation operators. It has been replaced by `-mexplicit-relocs` (described below) but it remains available for backwards compatibility.

5.2.5 -mno-explicit-relocs

This option disables the assembler's use of relocation operators for evaluating symbolic addresses. The assembler uses macros instead.

Use of this option with the `-mno-split-addresses` option creates more opportunities for linker relaxation (described in [Section 5.4.1 “--relax”](#)). For example, more "addiupc" instructions can be generated by linker relaxation to reduce code size. Note that individual object files may become larger with these two options, but that the final executable can be smaller with linker relaxation.

5.2.6 -membedded-data

This option directs the compiler to allocate variables to the read-only data section whenever possible, then to the small data section, and otherwise in data. Though this produces code that is slightly slower than the default, it reduces the amount of RAM required when executing, and thus may be preferred for some embedded systems.

5.3 Common GCC Compiler Options

This section describes GCC compiler options available for most microprocessor architectures that are especially useful for reducing code size.

5.3.1 -Os

This option directs the compiler to optimize for code size. It enables all `-O2` optimizations that do not typically increase code size and performs further optimizations designed to reduce code size.

`-Os` disables the following optimization flags:

- `-falign-functions`
- `-falign-jumps`
- `-falign-loops`
- `-falign-labels`
- `-freorder-blocks`
- `-freorder-blocks-and-partition`
- `-fprefetch-loop-arrays`
- `-ftree-vect-loop-version`

5 GCC Options for Code Size Optimization

The `-Os` option must be used to ensure optimally compact code. `-Os` enables all `-O2` optimizations that do not usually increase code size and performs additional special options that further reduce code size.

5.3.2 `-fshort-enums`

This option directs the compiler to allocate to an `enum` type only as many bytes as required for the declared range of values. Specifically, the `enum` type will be equivalent to the smallest integer type that has enough room.

Note that code generated with the `-fshort-enums` option is not binary-compatible with code generated without that option. Use it to conform to a non-default application binary interface.

GCC does not enable this option by default.

5.3.3 `-fsee`

This option directs the compiler to eliminate redundant sign-extension instructions, and to move the non-redundant instructions to an optimal placement using lazy code motion (LCM).

5.3.4 `-ffunction-sections -fdata-sections`

This option directs the compiler to place each function or data item into its own section in the output file, if the target supports arbitrary sections. The section's name in the output file is determined by the name of the function or the name of the data item.

These options should be used whenever the linker is able to perform optimizations that improve locality of reference in the instruction space. In most cases, systems using files in ELF object format have these optimizations.

Note: The linker uses `--gc-sections` to remove unused sections.

5.3.5 `-fomit-frame-pointer`

This option directs the compiler not to keep the frame pointer in a register in cases where the function doesn't use a frame pointer, thus avoiding the instructions required to save, set up, and restore frame pointers, and making an extra register available in many functions.

Note that use of this option makes debugging impossible on some machines.

5.3.6 `-finline`

This option enables the `inline` function attributes.

5.3.7 `-fno-inline-small-functions`

This option directs the compiler not to integrate functions into their callers when their body is smaller than the expected size of the function call code.

`-finline-small-functions` is enabled at level `-O2`.

5.3.8 -fno-inline-functions

This option directs the compiler not to integrate simple functions into their callers.

`-fno-inline-functions` is enabled at level `-O3`.

5.3.9 -finline-functions-called-once

This option directs the compiler to consider for inlining into their caller all static functions that are called once, even when they are not designated as `inline`. If a call to a given function is integrated, the function is not output as assembler code.

This option is enabled at levels `-O1`, `-O2`, `-O3`, and `-Os`.

5.4 GCC Linker Options

GCC linker options are described at <http://gcc.gnu.org/onlinedocs/gcc/Link-Options.html>.

Use the `-Wl,` option to pass linker options from GCC to LD. For example:

```
-Wl,--relax, -Wl,--gc-sections
```

5.4.1 --relax

This option instructs the linker to remove microMIPS instructions within `.text` sections.

Note that following relaxation, microMIPS functions will not be aligned to 4 bytes, so make sure that they are not called directly by `jal` instructions (though they can be called by MIPS32 `jalr` instructions). Do not use linker relaxation if there is data in the `.text` section that requires data alignment.

5.4.2 --gc-sections

This option removes unused sections.

6 Conclusion

As shown in this paper, system designers incorporating the microMIPS architecture can make use of the microMIPS-specific options in GCC, AS, and LD to further improve code size. For further information about the microMIPS ISA and GCC, the reader is referred to the documents listed below.

1. MIPS Architecture for Programmers Volume I-B: Introduction to the microMIPS32 Architecture
MIPS Document: MD00741
2. MIPS32® M14K™ Processor Core Family Datasheet
MIPS Document: MD00666

7 Document Revision History

3. MIPS32® M14Kc™ Processor Core Family Datasheet
MIPS Document: MD00672
4. Using GCC Toolchain Options to Optimize Code Size
MIPS Document: MD00842
5. GCC, the GNU Compiler Collection
<http://gcc.gnu.org>
6. GNU Binutils
<http://www.gnu.org/software/binutils>

7 Document Revision History

Revision	Date	Description
01.00	February 3, 2011	Initial version
01.01	April 14, 2011	Change document title
01.02	April 26, 2011	Add Section 5

Copyright © 2010 MIPS Technologies, Inc. All rights reserved.

Unpublished rights (if any) reserved under the copyright laws of the United States of America and other countries.

This document contains information that is proprietary to MIPS Technologies, Inc. ("MIPS Technologies"). Any copying, reproducing, modifying or use of this information (in whole or in part) that is not expressly permitted in writing by MIPS Technologies or an authorized third party is strictly prohibited. At a minimum, this information is protected under unfair competition and copyright laws. Violations thereof may result in criminal penalties and fines.

Any document provided in source format (i.e., in a modifiable form such as in FrameMaker or Microsoft Word format) is subject to use and distribution restrictions that are independent of and supplemental to any and all confidentiality restrictions. UNDER NO CIRCUMSTANCES MAY A DOCUMENT PROVIDED IN SOURCE FORMAT BE DISTRIBUTED TO A THIRD PARTY IN SOURCE FORMAT WITHOUT THE EXPRESS WRITTEN PERMISSION OF MIPS TECHNOLOGIES, INC.

MIPS Technologies reserves the right to change the information contained in this document to improve function, design or otherwise. MIPS Technologies does not assume any liability arising out of the application or use of this information, or of any error or omission in such information. Any warranties, whether express, statutory, implied or otherwise, including but not limited to the implied warranties of merchantability or fitness for a particular purpose, are excluded. Except as expressly provided in any written license agreement from MIPS Technologies or an authorized third party, the furnishing of this document does not give recipient any license to any intellectual property rights, including any patent rights, that cover the information in this document.

The information contained in this document shall not be exported, reexported, transferred, or released, directly or indirectly, in violation of the law of any country or international law, regulation, treaty, Executive Order, statute, amendments or supplements thereto. Should a conflict arise regarding the export, reexport, transfer, or release of the information contained in this document, the laws of the United States of America shall be the governing law.

The information contained in this document constitutes one or more of the following: commercial computer software, commercial computer software documentation or other commercial items. If the user of this information, or any related documentation of any kind, including related technical data or manuals, is an agency, department, or other entity of the United States government ("Government"), the use, duplication, reproduction, release, modification, disclosure, or transfer of this information, or any related documentation of any kind, is restricted in accordance with Federal Acquisition Regulation 12.212 for civilian agencies and Defense Federal Acquisition Regulation Supplement 227.7202 for military agencies. The use of this information by the Government is further restricted in accordance with the terms of the license agreement(s) and/or applicable contract terms and conditions covering this information from MIPS Technologies or an authorized third party.

MIPS, MIPS I, MIPS II, MIPS III, MIPS IV, MIPS V, MIPSr3, MIPS32, MIPS64, microMIPS32, microMIPS64, MIPS-3D, MIPS16, MIPS16e, MIPS-Based, MIPSsim, MIPSpro, MIPS Technologies logo, MIPS-VERIFIED, MIPS-VERIFIED logo, 4K, 4Kc, 4Km, 4Kp, 4KE, 4KEc, 4KEm, 4KEp, 4KS, 4KSc, 4KSd, M4K, M14K, 5K, 5Kc, 5Kf, 24K, 24Kc, 24Kf, 24KE, 24KEc, 24KEf, 34K, 34Kc, 34Kf, 74K, 74Kc, 74Kf, 1004K, 1004Kc, 1004Kf, R3000, R4000, R5000, ASMACRO, Atlas, "At the core of the user experience.", BusBridge, Bus Navigator, CLAM, CorExtend, CoreFPGA, CoreLV, EC, FPGA View, FS2, FS2 FIRST SILICON SOLUTIONS logo, FS2 NAVIGATOR, HyperDebug, HyperJTAG, IASim, JALGO, Logic Navigator, Malta, MDMX, MED, MGB, microMIPS, OCI, PDtrace, the Pipeline, Pro Series, SEAD, SEAD-2, SmartMIPS, SOC-it, System Navigator, and YAMON are trademarks or registered trademarks of MIPS Technologies, Inc. in the United States and other countries.

All other trademarks referred to herein are the property of their respective owners.

Template: nW1.03, Built with tags: 2B

microMIPS™ GCC Toolchain Usage, Revision: 01.02

Copyright © 2010 MIPS Technologies Inc. All rights reserved.