

EJTAG Trace Control Block Specification

Document Number: MD00148 Revision 1.04 March 21, 2002

MIPS Technologies, Inc. 1225 Charleston Road Mountain View, CA 94043-1353

Copyright © 2001-2002 MIPS Technologies Inc. All right reserved.

Copyright © 2001-2002 MIPS Technologies, Inc. All rights reserved.

Unpublished rights reserved under the Copyright Laws of the United States of America.

This document contains information that is proprietary to MIPS Technologies, Inc. ("MIPS Technologies"). Any copying, reproducing, modifying, or use of this information (in whole or in part) which is not expressly permitted in writing by MIPS Technologies or a contractually-authorized third party is strictly prohibited. At a minimum, this information is protected under unfair competition and copyright laws. Violations thereof may result in criminal penalties and fines.

MIPS Technologies or any contractually-authorized third party reserves the right to change the information contained in this document to improve function, design or otherwise. MIPS Technologies does not assume any liability arising out of the application or use of this information, or of any error of omission in such information. Any warranties, whether express, statutory, implied or otherwise, including but not limited to the implied warranties of merchantability or fitness for a particular purpose, are excluded. Any license under patent rights or any other intellectual property rights owned by MIPS Technologies or third parties shall be conveyed by MIPS Technologies or any contractually-authorized third party in a separate license agreement between the parties.

The information contained in this document shall not be exported or transferred for the purpose of reexporting in violation of any U.S. or non-U.S. regulation, treaty, Executive Order, law, statute, amendment or supplement thereto.

The information contained in this document constitutes one or more of the following: commercial computer software, commercial computer software documentation or other commercial items. If the user of this information, or any related documentation of any kind, including related technical data or manuals, is an agency, department, or other entity of the United States government ("Government"), the use, duplication, reproduction, release, modification, disclosure, or transfer of this information, or any related documentation of any kind, is restricted in accordance with Federal Acquisition Regulation 12.212 for civilian agencies and Defense Federal Acquisition Regulation Supplement 227.7202 for military agencies. The use of this information by the Government is further restricted in accordance with the terms of the license agreement(s) and/or applicable contract terms and conditions covering this information from MIPS Technologies or any contractually-authorized third party.

MIPS[®], R3000[®], R4000[®], R5000[®] and R10000[®] are among the registered trademarks of MIPS Technologies, Inc. in the United States and certain other countries, and MIPS16TM, MIPS16eTM, MIPS32TM, MIPS64TM, MIPS-3DTM, MIPS-basedTM, MIPS IITM, MIPS IIITM, MIPS IIITM, MIPS IVTM, MIPS VTM, MDMXTM, SmartMIPSTM, 4KTM, 4KcTM, 4KmTM, 4KETM, 4KETM, 4KEpTM, 4KEpTM, 4KEpTM, 4KScTM, 5KTM, 5KcTM, 5KfTM, 20KTM, 20KcTM, R20KTM, R4300TM, ATLASTM, CoreLVTM, ECTM, JALGOTM, MALTATM, MGBTM, SEADTM, SEAD-2TM, SOC-itTM and YAMONTM are among the trademarks of MIPS Technologies, Inc.

All other trademarks referred to herein are the property of their respective owners.

Table of Contents

Chapter 1 EJTAG Trace Control Block Specification	1
1.1 Overview: The On-Chip Trace Control Block	
Chapter 2 Trace Message Format	3
2.1 Single-Pipe Tracing Formats	
2.1.1 Trace Format 1 (TF1)	
2.1.2 Trace Format 2 (TF2)	
2.1.2 Trace Format 2 (112)	
2.1.5 Trace Format 5 (115)	
2.1.4 Trace Format 4 (114)	
2.1.5 Trace Format 5 (TF5)	
2.2 Multi-Pipe Tracing Formats	
2.2.1 Multi-Pipe Trace Format 2-4 (TF2, TF3, TF4)	
Chapter 3 Trace Word Format	
3.1 Trace Word	
3.1.1 Cycle Inaccurate Trace	
3.2 End of Trace indication.	
3.3 On-chip Trace Memory Format3.4 Probe Trace Word transmission	
5.4 Probe Trace word transmission	15
Chapter 4 Trace Control Block Registers	15
4.1 TCBCONTROLA Register	
4.2 TCBCONTROLB Register	
4.3 TCBDATA Register	
4.4 TCBCONFIG Register (Reg 0)	
4.5 TCBTW Register (Reg 4)	
4.6 TCBRDP Register (Reg 5)	
4.7 TCBWRP Register (Reg 6)	
4.8 TCBSTP Register (Reg 7)	
4.9 TCBTRIGx Register (Reg 16-23)	
4.10 Reset State	
Chapter 5 Trigger Logic	
5.1 Trigger Logic Overview	
5.1.1 Trigger Source Logic	
5.1.2 Trigger Control Logic	
5.1.3 Trigger Action logic	
5.2 Simultaneous Triggers	
5.2.1 Prioritized Trigger Actions	
5.2.2 OR'ed Trigger Actions	
5.3 TCB Trigger Input/Output Signals	
Chapter 6 PDtrace TM Interface	
Chapter 7 Trace Control Block TAP Interface	
7.1 Signal list	
7.2 Interface description	
Chapter 8 TCtrace IF	
8.1 Signal description	
8.2 <i>TC_Valid</i> and <i>TC_Stall</i> timing	

Chapter 9 Probe IF	47
9.1 Interface definition	47
9.2 Probe Interface Block	47
9.2.1 Simple Probe Interface Block	48
9.2.2 Probe Interface Block with Clock-Multiplier	48
9.2.3 Probe Interface Block with Clock-Divider	50
9.3 DC Specifications	51
9.4 AC Specifications	51
9.4.1 Required target AC timing specs	
9.4.2 Required Probe AC timing specs	
9.4.3 Probe - Target Calibration	
9.5 Connector	52
9.6 Logic analyzer probing	53
Chapter 10 On-Chip Trace Memory	55
10.1 On-Chip Trace Memory size	
10.2 Trace-From Mode	
10.3 Trace-To Mode	
Appendix A References	57
Appendix B Revision History	59

List of Figures

Figure 1-1: TCB and optional PIB overview	1
Figure 1-2: Illustration of the core and TCB with external trace memory	2
Figure 1-3: Illustration of the core and TCB with internal trace memory	2
Figure 2-1: TF1 (Trace Format 1)	3
Figure 2-2: TF2 (Trace Format 2 Single-Pipe)	4
Figure 2-3: TF3 (Trace Format 3 Single-Pipe)	4
Figure 2-4: TF4 (Trace Format 4 Single-Pipe)	4
Figure 2-5: TF5 (Trace Format 5)	5
Figure 2-6: TF6 (Trace Format 6)	5
Figure 2-7: TF2 (Trace Format 2 Multi-Pipe)	6
Figure 2-8: TF3 (Trace Format 3 Multi-Pipe)	6
Figure 2-9: TF4 (Trace Format 4 Multi-Pipe)	7
Figure 3-1: TW (Trace Word)	
Figure 3-2: Trace Word from Example Trace in Table 3-2	11
Figure 3-3: Trace Word from Example Trace in Table 3-2 (No TF1 trace)	11
Figure 3-4: Cycle by cycle Trace Word from Example Trace in Table 3-2	12
Figure 3-5: Cycle by cycle TR_DATA (8-bit) of Example Trace in Table 3-2	13
Figure 5-1: TCB Trigger processing overview	
Figure 7-1: TCB TAP register access timing diagram	40
Figure 7-2: TCB TAP data-path	41
Figure 8-1: TC_Valid and TC_Stall timing	45
Figure 9-1: Simple Probe Interface Block	
Figure 9-2: Probe Interface Block with Clock-multiplier	49
Figure 9-3: Probe Interface Block with Clock-divider	50
Figure 9-4: Probe interface signal timing diagram	51

List of Tables

Table 2-1: TCBcode and TCBinfo fields of Trace Format 6 (TF6)	5
Table 3-1: Trace Word Type field description	
Table 3-2: Example Trace sequence	
Table 4-1: Registers in the Trace Control Block	
Table 4-2: Registers selected by <i>TCBCONTROLB</i> _{REG} (acessed through TCBDATA)	15
Table 4-3: TCBCONTROLA Register Field Descriptions	16
Table 4-4: TCBCONTROLB Register Field Descriptions	19
Table 4-5: Clock Ratio encoding of the CR field	23
Table 4-6: TCBDATA Register Field Descriptions	24
Table 4-7: TCBCONFIG Register Field Descriptions	24
Table 4-8: TCBTW Register Field Descriptions	
Table 4-9: TCBRDP Register Field Descriptions	
Table 4-10: TCBWRP Register Field Descriptions	27
Table 4-11: TCBSTP Register Field Descriptions	27
Table 4-12: TCBTRIGx Register Field Descriptions	
Table 5-1: TCB Trigger input and output	
Table 6-1: PDtrace [™] IF core input controls from TCB	
Table 7-1: Trace Control Block TAP Interface signals	
Table 8-1: TCB TCtrace IF signals	43
Table 9-1: External Probe Interface signals	47
Table 9-2: TCB Static Inputs for Simple PIB	
Table 9-3: TCB Static Inputs for Clock-multiplier PIB	49
Table 9-4: TCB Static Inputs for Simple PIB	50
Table 9-5: Mictor Connector Pin Out	
Table B-1: Revision History	59

EJTAG Trace Control Block Specification

1.1 Overview: The On-Chip Trace Control Block

The tracing logic within the processor core (not shown in Figure 1-1) outputs all trace information on the PDtraceTM interface (shown in Figure 1-1). This PDtraceTM interface connects to the on-chip trace control block (TCB) unit. The TCB is responsible for collecting the trace data sent every cycle on the PDtraceTM interface by the core's tracing logic. The TCB captures and stores this trace data in an on-chip trace memory or an off-chip trace memory using the Probe Interface Block (PIB). A separate document, the *PDtraceTM Interface Specification* Ref [2], describes the tracing control and mechanism on the processor core, and the PDtraceTM interface signals in detail. This document describes all trace-related blocks and interfaces that are external to the processor core and the PDtraceTM interface. This includes:

- the TCB, with details on the internal architecture, i.e., registers, and how these registers are used to control tracing,
- the formats used by the TCB to write the trace information to memory,
- the interface between the TCB and the TAP controller,
- the TCtrace IF,
- the PIB, and
- the external Probe interface including its electrical characteristics.

Figure 1-1 shows the TCB, the PIB, and the trace data path from the PDtraceTM IF to the Probe IF. It is optional whether the TCB implements on-chip trace memory and/or the TCtrace IF with a PIB and off-chip trace memory.




Figure 1-1 TCB and optional PIB overview

Figure 1-2 shows the full system configuration when the TCB is streaming data to off-chip trace memory through the PIB. The number of pins needed for trace data on the Probe IF is configurable to 4, 8, or 16.




Figure 1-2 Illustration of the core and TCB with external trace memory

Figure 1-3 shows the configuration where the TCB is streaming data to an on-chip trace memory. The size of the on-chip trace memory is configurable. After trace capture has stoppe, the trace data in the on-chip memory is accessed through the EJTAG probe by the Trace Regeneration Software.




Figure 1-3 Illustration of the core and TCB with internal trace memory

The TCB includes these primary interfaces:

- The PDtraceTM interface to the processor core. A detailed description about the PDtraceTM signal interface is described in the *PDtraceTM Interface Specification* Ref [2].
- The TCB TAP interface, which connects the EJTAG TAP controller resident within the processor core to the TAP functionality present within the TCB. This interface is described in Chapter 7, "Trace Control Block TAP Interface," on page 39.
- An optional TCtrace interface to the PIB. This interface is described along with the Probe IF in Chapter 8, "TCtrace IF," on page 43 and Chapter 9, "Probe IF," on page 47. If the TCB is configured with only on-chip trace memory, then the TCtrace IF and the PIB are not needed.

Trace Message Format

One main function of the TCB is to capture trace information from the PDtrace[™] interface and store it to trace memory. This trace information is then analyzed by the trace reconstruction software in the debugger. Since tracing the entire run of a program can require a lot of storage, compression of trace information is a desirable goal. While the trace information undergoes one level of compression in the core, further compression is possible before the trace information is stored to trace memory by the TCB. The TCB achieves this compression using a number of trace formats which eliminate the storage of unnecessary trace bits in each cycle. This section describes these formats.

Note that the description of the trace formats refers to PDtraceTM interface signals. Hence, to fully understand the intent of some of these trace formats, the reader must have a basic understanding of these signals or have access to the PDtraceTM specification document.

2.1 Single-Pipe Tracing Formats

The formats discussed in this section are relevant only when the core or processor being traced is a single-issue, i.e., single pipeline implementation. The multi-pipeline case is discussed in Section 2.2, "Multi-Pipe Tracing Formats".

Recall that when the signal *PDO_IamTracing* is asserted by the processor, there is valid trace data on the other PDtraceTM interface signals, and these values must be captured and stored by the TCB. When *PDO_IamTracing* is de-asserted, no useful trace information is on the other PDtraceTM interface signals, and no trace records need to be stored to trace memory. Hence, whenever the processor has de-asserted the *PDO_IamTracing* signal, the TCB ignores the PDtraceTM interface signal values, and does not store anything to trace memory. In all the cases discussed below, the *PDO_IamTracing* signal is being asserted by the processor tracing logic.

2.1.1 Trace Format 1 (TF1)

A processor stall is identified when $PDO_InsComp[2:0]$ is 000, $PDO_TType[2:0]$ is 000, and $PDO_Overflow$ is not asserted. When the processor is stalled, no execution trace information needs to be recorded except that this was a stall cycle. This can be done efficiently using a single bit "1" for this format. This is Trace Format 1 (TF1) as show in Figure 2-1. Note that this stall information is needed only when tracing is used to account for all execution cycles, i.e., cycle-accurate tracing (*TCBCONTROLB*_{CA} = 1, see Section 4.2, "TCBCONTROLB Register").

Note that when parsing a trace format sequence, if the first bit of the trace format is a one, then this is TF1 and the next bit is the first bit of the next trace format.

Figure 2-1 TF1 (Trace Format 1)

EJTAG Trace Control Block Specification, Revision 1.04

0 1

2.1.2 Trace Format 2 (TF2)

A study of program traces shows that with only PC tracing enabled, nothing of significance needs to be captured a large percentage of the time. For instance, when PDO_TType[2:0] is NT (000), i.e., No Transmission, the address/data bits (PDO_AD) is don't-cares and therefore do not need to be saved. So, when PDO_TType[2:0] is NT and PDO_Overflow is 0, the only significant trace signal is PDO_InsComp[2:0], which describes the completed instruction. Having used a single bit value of "1" for TF1, we indicate the combination of non-zero PDO_InsComp[2:0], zero PDO_TType[2:0], and zero PDO_Overflow in two bits (10₂). The next three bits of the format are the value of PDO_InsComp[2:0]. This trace format with five bits is called Trace Format 2 (TF2), as shown in Figure 2-2.




Figure 2-2 TF2 (Trace Format 2 Single-Pipe)

2.1.3 Trace Format 3 (TF3)

When *PDO_TType[2:0]* is not **NT** (000) and *PDO_Overflow* is set to 0, all trace information needs to be captured. This is the TF3 format shown in Figure 2-3. The *PDO_LoadOrder[2:0]* signal is an exception in that it only needs to be captured on the last cycle of a **D**ata Transmission transaction (**DT** on the *PDO_TType[2:0]* signal). Hence, a slight distinction is made between this format TF3 (which excludes the *PDO_LoadOrder[2:0]* value, see Figure 2-3), and the format TF4 (which includes the *PDO_LoadOrder[2:0]* value, see Figure 2-4).

TF3 is distinguished from TF2 by having 000_2 on the first three bits. TF3 may be either 27 or 43 bits wide, depending on whether 16 or 32 bits of the *PDO_AD* bus are included in the AD field. The AD field width is determined by the *TCBCONTROLA*_{ADW} field. (See Section 4.1, "TCBCONTROLA Register").



Figure 2-3 TF3 (Trace Format 3 Single-Pipe)

2.1.4 Trace Format 4 (TF4)

The TF4 format is shown in Figure 2-4. TF4 covers the case when $PDO_TType[2:0]$ is set to **DT** and PDO_TEnd is set to 1, that is, the last cycle of the current data transmission. This is shown in Figure 2-4, where the pattern on bits [9:6] distinguishes TF4 from TF3. Bits [8:6] are equal to 001_2 for a $PDO_TType[2:0]$ value of **DT** and bit 9 has a value of 1 for PDO_TEnd .

When capturing the cycle by cycle values on the PDtraceTM IF, the last cycle of a Load Data transmission cannot be distinguished from the last cycle of a Store Data transmission (without saving information from a previous cycle, i.e., the *PDO_InsComp* value from the first cycle of the data transaction). This means that the TF4 format will be used for the last cycle of both Load and Store Data transmission, a small inefficiency.

29(45)	14	13 11	10	9	8	7	6	5 3	2	1	0
AD		LoadOrder	TMode	1	1	0	0	InsComp	0	0	0

Figure 2-4 TF4 (Trace Format 4 Single-Pipe)

2.1.5 Trace Format 5 (TF5)

When *PDO_Overflow* is asserted, all other PDtraceTM IF trace values are undefined and hence all current cycle trace values can be discarded. (When an overflow does occur, the PDtraceTM IF always sends a full PC value in the next cycle. This is used for resynchronizing to the execution path.) The Trace Format 5 (TF5) shown in Figure 2-5 indicates this overflow.



Figure 2-5 TF5 (Trace Format 5)

2.1.6 Trace Format 6 (TF6)

Trace Format 6 (TF6) shown in Figure 2-6 is provided to the TCB to transmit information that does not directly originate from the cycle by cycle trace data on the PDtraceTM interface. That is TF6 can be used by the TCB to store any information it wants in the trace memory, within the contraints of the specified format. This information can then be used by software for any purpose. For example, TF6 can be used to indicate a special condition, trigger, semaphore, breakpoint, or break in tracing that is encountered by the TCB.

TCBinfo TCBcode 0 1 0 0	15 8 7 4 3 2	15
	TCBinfo TCBcode 0 1	

Figure 2-6 TF6 (Trace Format 6)

The definition of TCBcode and TCBinfo is shown in Table 2-1.

Table 2-1 TCBcode and TCBinfo fields of Trace Format 6 (TF6)

TCBcode	Description	TCBinfo		
0000	Trigger Start: Identifies start-point of trace. TCBinfo identifies what caused the trigger.			
0100	Trigger End: Identifies end-point of trace. TCBinfo identifies what caused the trigger.	Cause of trigger. Taken from the Trigger control		
1000	Trigger Center: Identifies center-point of trace. TCBinfo identifies what caused the trigger.	register generating this trigger.		
1100	1100 Trigger Info: Information-point in trace. TCBinfo identifies what caused the trigger.			
0001 ^a	No trace cycles: Number of cycles where the processor is not sending trace data (<i>PDO_IamTracing</i> is deasserted), but a stall is not requested by the TCB (<i>PDI_StallSending</i> is not asserted). This can happen when the processor, during its execution, switches modes internally that take it from a trace output required region to one where trace output was not requested. For example, if it was required to trace in User-mode but not in Kernel-mode, then when the processor jumps to Kernel-mode from User-mode, the internal PDtrace [™] FIFO is emptied, then the processor deasserts <i>PDO_IamTracing</i> and stops sending trace informaton. In order to maintain an accurate account of total execution cycles, the number of such no-trace cycles have to be tracked and counted. This TCBcode achieves this goal.	Number of cycles (All zeros is equal to 256). If more than 256 is needed, the TF6 format is repeated.		
0101 ^a	Back stall cycles: Number of cycles when <i>PDI_StallSending</i> was asserted, preventing the PDtrace TM interface from transmitting any trace information.			
1x01	Reserved for future use	Undefined		
xx10		Undefined		

TCBcode	Description	TCBinfo
xx11	TCB implementation dependent	Implementation dependent
[a]: TF6 formats		

Table 2-1 TCBcode and TCBinfo fields of Trace Format 6 (TF6) (Continued)

2.2 Multi-Pipe Tracing Formats

A processor with multiple pipelines requires additional support for sending trace information to trace memory. The TCB can perform some combining and the kind of format crunching as shown in the single-pipe case to reduce the number of bits that are sent out each cycle. If there are k pipelines within the core, 1, 2,... k, then for each cycle, the TCB generates a trace format from each pipeline, in that respective order. The external software programmer must refer to the User's Guide for that core to determine the order of the pipelines as hooked up to the PDtraceTM interface.

The trace format TF1 is usable by the TCB without change for multi-pipe tracing. The TF1 format indicates that the specific pipe did not complete an instruction and had no data to send.

TF5 is a common format. That is, all the pipes have to flush the trace buffer when just one of them has overflowed. Hence, a single instance of TF5 will suffice to cover all the 1..k pipeline stages. The trace reconstruction software must take this into account as it parses the trace formats in trace memory.

The TF6 format is also usable by the TCB without change, and as a common format. For example, the *PDO_IamTracing* and *PDO_StallSending* are common for all pipelines in a multi-pipeline processor. A TF6 format can be used after all the formats for the respective pipelines have been sent. Note that if needed, pipeline-specific information can be encoded within the TF6 format bits.

2.2.1 Multi-Pipe Trace Format 2-4 (TF2, TF3, TF4)

The TF2, TF3, and TF4 formats need the additional *PDO_PgmOrder[2:0]* value for multi-pipeline tracing. The **PgmOrder** field is added to all of them, right after the **InsComp** field, as shown in Figure 2-7, Figure 2-8, and Figure 2-9. The **PgmOrder** field is 3 bits wide to allow up to 8 pipelines. The number of processor pipelines is specified in the *TCBCONFIG*_{PiN} field. See Section 4.4, "TCBCONFIG Register (Reg 0)" on page 24.

PgmOrder InsComp 1

Figure 2-7 TF2 (Trace Format 2 Multi-Pipe)

29(45)	14	13	12	11 9	8 6	5 3	2	1	0
AD		TMode	TEnd	PgmOrder	ТТуре	InsComp	0	0	0

Figure 2-8 TF3 (Trace Format 3 Multi-Pipe)

TF4 for multi-pipe trace is defined as was the case for single-pipe trace. In the example in Figure 2-9, the TEnd bit (bit 12) is set, and the TType field (bits 8:6) is set to **DT** (100_2).

6

32(48)	17	16	14	13	12	11 9	8	7	6	5 3	2	1	0
AD		LoadC	Order	TMode	1	PgmOrder	1	0	0	InsComp	0	0	0

Figure 2-9 TF4 (Trace Format 4 Multi-Pipe)

Trace Word Format

After compression of data into the Trace Formats, the trace information must be streamed to either on-chip or off-chip dedicated trace memory. As seen in the previous chapter, each of the major Trace Formats are of different size. This complicates the efficient storage of this information into a fixed-width on-chip memory. It also complicates the transmission of this data through a fixed width interface to off-chip memory. To simplify the memory overhead and pin bandwidth issues, the Trace Formats are first gathered into Trace Words of regular width. This section describes these Trace Words.

3.1 Trace Word

A Trace Word (TW) is defined to be 64 bits wide. A TW has a 4 bit type indicator on bits [3:0], and regular TF's stacked up in the remaining 60 bits of the word. Figure 3-1 shows the 64-bit wide TW.

63 4	3	0
Trace	Туре	

Figure 3-1 TW (Trace Word)

The **Trace** portion of a TW consists of one or more Trace Formats, TF1 through TF6. Note that trace formats TF1, TF2, TF5, and TF6 have a fixed size, while TF3 and TF4 can vary in size. The size of formats TF3 and TF4 is based on the number of *PDO_AD* bits on the PDtraceTM interface. A further optimization is possible with an address on *PDO_AD*. That is, the redundant sign bits (in the upper address bits) can be optionally chopped from the formats, especially if the format straddles two TWs. This happens when *PDO_TType* is set to **TPC**, **TLA**, or **TSA**, TEnd is set to 1, and TMode is set to 0.

The processor mode is traced as a TF3 with *PDO_TType* set to **TMOAS**. A **TMOAS** always uses 16 bits of AD, regardless of the PDO_AD bus width. Therefore, when *PDO_TType* is set to **TMOAS**, the TF3 format in a TW is defined to always have exactly 16 valid bits on the AD field, regardless of the *TCBCONTROLA*_{ADW} field.

A TW is built by pushing in the TF's back to back until all 60 bits of the **Trace** field are used. If the last TF does not fit in **Trace**, it spills to the first bits of the **Trace** field in the next TW. The **Type** indicator is used to indicate where the first new TF starts in the new **Trace** field. This indirectly indicates the number of bits used to complete the TF from the previous TW.

Sometimes, when a TF cannot be completed in the remaining bits of a TW_n, it is more efficient to discard those bits of the TW_n and simply repeat all of them in the following TW_{n+1}. This is indicated in TW_{n+1} by setting **Type** to 1. When **Type** is 1, the first new TF of a TW starts at bit 0 in the **Trace** field. Since the previous TW_n ended with an uncompleted TF, a Type of 1 in TW_{n+1} instructs the decode software to discard the uncompleted TF in TW_n. Table 3-1 describes the word types for the TW.

Decimal value of the Type field	The first new TF starts at this bit in the Trace field	Description
0	N/A	This TW does not carry any trace information. The Trace field is set to all zeroes. In the off-chip interface, the Trace field can be truncated to make the TW fit the bit-width of the off-chip interface. For on-chip trace, this TW is not to be stored in memory.
1	0	This indicates a situation where a new TF is started at the beginning of this TW. This can happen when: (1) a new trace is begun, (2) the TF in the previous TW was completed, and (3) an incomplete TF at the end of the previous TW is discarded. If the last trace format of the previous TW was a TF3 with: TType set to TPC , TLA or TSA , TEnd set to 1 and TMode set to 0, and with at least one AD bit, then that is considered a completed TF format, and no bits are discarded from the previous TW.
2 - 14	(Type - 1) * 4	The partial TF from the previous TW is completed in this TW in the bits available before the first new TF, i.e., bits 0((Type -1)*4)-1) in the Trace field. If extra bits are available after completing the straddling TF, the rest of the bits until the first new TF start are undefined. TF3 formats sending the last part of a relative address are allowed to cut the AD bits to only show the needed sign bits. This enables compression of sign-extended <i>PDO_AD</i> bits when the TF3 straddles a TW.
15	No new TF ¹	The TF started in the previous TW could not be completed within 54 bits ² . It might complete in this TW. But if it does not complete, then the next TW will have a Type value higher than one.
[2]: 54 bits is the	e maximum allowable	rrently defined TF's, as the longest TF is only 49 bits wide. Dits used to complete a TF from a previous TW_{n-1} , if a new one is to start in TW_n . This is so because a Type position (bit 54) in the Trace field, where a new TF will start.

Table 3-1 Trace	Word Type	e field description
Indic o I IIuce	, or a rype	c nera acoer iption

As an example of how a TW is built, consider the trace sequence shown in Table 3-2. In this example, the *PDO_AD* bus is assumed to be 16 bits wide (a zero value for *TCBCONTROLA*_{ADW}).

Cycle #	Trace Format	Cycle #	Trace Format
1	TF3 (16 significant AD bits)	2	TF3 (16 significant AD bits)
3	TF2	4	TF1
5	TF1	6	TF1
7	TF1	8	TF2
9	TF2	10	TF1
12	TF2	11	TF2
13	TF2	14	TF1
15	TF3 (5 significant AD bits)	16	TF1
17	TF2	18	TF2
19	TF2	20	TF2

 Table 3-2 Example Trace sequence

Cycle #	Trace Format	Cycle #	Trace Format
21	TF3 (11 significant AD bits)	22	TF1
23	TF3 (6 significant AD bits)	24	TF6 (Stop indicator)

 Table 3-2 Example Trace sequence (Continued)

The TF sequence in Table 3-2 will create the set of TW's shown in Figure 3-2. The grayed out boxes with a "u" are unused bits. Grayed out boxes with an "s", show redundant sign-bits from a TF3 format. These sign-bits could not be compressed out, and must be included as part of the AD field. A "1" indicates the single bit of 1 in a TF1 format.

	Тгасе											Т	ype					
	5	5	5	4	4	4	3	3	2	2	2	1	1					
TW	9	6	2	8	4	0	6	2	8	4	0	6	2	8	4	0	3	0
1	1	TF2				TF3							TF3					1
2	TF2	2 1 s s s	s s s s	s s s s s			ГF3		1 T	'F2	TF2	TF2	1	TF2	TF2	1 1 1		1
3]	ΓF3	1	s s s s	s			TF3			TF2	TF	52	TF2	u TF2		2
4	u u	1 u u u u	u u u u	u u u u u	u u u u	u u u	u u u u	u u u u	u u u u	u u u	u u u		TF6 (sto	op)		TF3		2

Figure 3-2 Trace Word from Example Trace in Table 3-2

In the example in Figure 3-2, the TF3 straddling TW_3/TW_4 have had insignificant sign bits cut from the full TF3 format. It is optional for TCB hardware to do this extra compression of TF3 formats, but TW decode software must always be designed to handle this extra compression.

3.1.1 Cycle Inaccurate Trace

The TF1 format is needed only when a sequence of the trace must show cycle-by-cycle behavior of the processor without missing any cycles. When the trace regeneration software only needs to show the sequence of instructions executed, the TF1 format which shows processor stall cycles can be omitted. In this latter situation, an additional optimization removes bit zero on the other TF's before storing to trace memory. The example trace sequence in Table 3-2 will then produce the TW's shown in Figure 3-3. Note that, to reconstruct the trace accurately, external software must know what type of tracing was enabled at the TCB.

1	Тгасе													T	ype				
	5	5	5	4	4	4		3	3	2	2	2	1	1					
TW	9	6	2	8	4	0		6	2	8	4	0	6	2	8	4	0	3	0
1	TF	2	TF2			1	FF3							TF3					1
2	TF3	TF2	TI	F2 TF2	TF2	s s :	s s s	s s	s s s s		TF3			TF2	TF2	TF2	TF2		1
3		r.	ΓF6 (sto	op)	s s s s	s s s :	s s s	s		TF3		s			TF3				6
4	u u ı	u u u	u u u	u u u u u u	u u u ı	u u u ı	u u u	uu	u u u u u	u u u u	ı u u u u	u u u ı	1 u u u	ı u u u	u u u u	u u u u	u u TF6	ō	2

Figure 3-3 Trace Word from Example Trace in Table 3-2 (No TF1 trace)

In the example shown in Figure 3-3, the TF3 straddling TW_2/TW_3 have had insignificant sign bits cut from the full TF3 format. It is optional for TCB hardware to make this extra compression of TF3 format, but TW decode software must be able to handle this.

Additionally when not tracing for cycle accurate information, the TF6 formats TCBcode 0001 and 0101 are omitted from the Trace Words (not shown in Figure 3-2 and Figure 3-3). Cycle accurate versus cycle inaccurate tracing in controlled by the *TCBCONTROLB*_{CA} bit.

3.1.1.1 Trace Word collection.

Figure 3-4 shows how the TCB builds the Trace Words from the Trace Formats cycle by cycle, as the PDtrace interface sends trace information. Trace Words from Figure 3-2 are used.

									T	race									Туре
		5	5	5	4	4	4	3	3	2	2	2	1		1				
Cycle	TW	9	6	2	8	4	0	6	2	8	4	0	6		2 8	8 4		0	3 0
1						free								TF3					1
2	1	f	ree				TF3							TF3					1
3	1	f	TF2				TF3							TF3					1
4		1	TF2				TF3							TF3					1
5									fr	ee								1	1
6									fre	e								1 1	1
7									free								1	1 1	1
8								1	free							TF2	1	1 1	1
9								free							TF2	TF2	1	1 1	1
10								free						1	TF2	TF2	1	1 1	1
11	2						free						TF2	1	TF2	TF2	1	1 1	I
12						f	ree					TF2	TF2	1	TF2	TF2	1		
13						free					TF2	TF2	TF2	1	TF2	TF2	1	1 1	1
14						free				1	TF2	TF2	TF2	1	TF2	TF2	1		
15		free	s s s	s s s s	s s s s		1	ГF3		1	TF2	TF2	TF2	1	TF2	TF2	1	1 1	I
16		free		s s s s	s s s s			ГF3			TF2	TF2	TF2	1	TF2	TF2	1		
17		TF2	lsss	s s s s	s s s s]	ГF3		1	TF2	TF2	TF2	1	TF2	TF2		1 1	
10									free									TF2	2
18									ee					_		TF2		TF2	2
19	•						6	free					750	_	TF2	TF2		TF2	2
20	3			£			free						TF2	_	TF2	TF2		TF2	2
21				free	1		5 S			FF3			TF2	_	TF2	TF2		TF2	2
22				free			s s			FF3			TF2	_	TF2	TF2		TF2	2
23				rf3		S S S S	5 S		free	rF3			TF2		TF2	TF2		TF2 TF3	22
24	4	u u ı	ı u u u	u u u u	u u u u	u u u u	1 u u u 1	u u u u ı		1 u u u	ı u u u	u u u		TF6	(stop)		<u> </u>	F3 F3	2

Figure 3-4 Cycle by cycle Trace Word from Example Trace in Table 3-2

3.2 End of Trace indication.

In the examples in the previous section, the Trigger TF6 (stop: TCBcode == 0100) was used to indicate an End Trigger and this implied an end to the tracing as well. This stop trigger deasserts $TCBCONTROLB_{EN}$ and the TCB flushes out

the current TW. However, the $TCBCONTROLB_{EN}$ bit can be deasserted for other reasons, and this trace end must be indicated externally using a different mechanism to distinguish this from the end-trigger case. The recommended method to accomplish this is to let the TCB fill the un-used bits in the last TW with zeroes. Note that nine bits of consecutive zeroes in the Trace field will be identified as a TF3 with no information, that is, InsComp and TType are both zero. This will never be ordinarily generated by the Trace Format generator, and can therefore be used as a end-of-trace indicator.

If less than nine bits remain in the last TW, then an incomplete TF is detected by trace software. After that no additional TW are generated by the TCB. This should not be a problem for trace re-generating software, as this is just like any other arbitrary cut in the trace stream.

3.3 On-chip Trace Memory Format

The on-chip trace memory is defined to be a 64-bit wide memory. The TW's defined in Section 3.1, "Trace Word", are stored in consecutive address locations. The trace memory is only written when a full TW is available, hence a new TW might not be written each cycle, since a new TW might not be created each cycle.

The memory image will exactly match the TW sequence shown in Figure 3-2 on page 11 or Figure 3-3 on page 11, depending on whether TF1 formats are included.

3.4 Probe Trace Word transmission

Please see Chapter 8, "TCtrace IF," on page 43 for a detailed description of the TCtrace IF and Chapter 9, "Probe IF," on page 47 for a detailed description of the PIB module.

The Probe interface can support a TR_DATA bus width of 4, 8, or 16 bits. When a TW is ready to be sent, it is put on the TC_Data pins to the PIB. The PIB will feed the TW through on the available TR_DATA pins, starting with $TC_Data[n:0]$ on the $TR_DATA[n:0]$ utilized pins. Depending on the value of n, this will take 16, 8, or 4 transmissions. If a clock multiplier is used in the PIB, then 2, 4, 8, or 16 transmissions can be completed in one core clock cycle.

As long as no new TW is available for transmission, the *TC_Data* bus will show all zeros, allowing the PIB to keep transmitting this on the *TR_DATA* bits to also show all zeros.

On an 8 pin *TR_DATA* trace interface, running at core-clock frequency, the trace from the TW's in Figure 3-4 will look as shown in Figure 3-5 on the Probe IF. This assumes sufficient buffering to hold the TW's in the TCB when they become available for transmission, and a latency of one clock before the first part of an available TW on the *TC_data* bus, appears on the *TR_DATA* pins.

Cycle	TR_DATA[7:0]	Cycle	TR_DATA[7:0]	Cycle	TR_DATA[7:0]	Cycle	TR_DATA[7:0]
1	zero	11	TW ₁ [55:48]	21	TW ₂ [31:24]	31	TW ₃ [47:40]
2	zero	12	TW ₁ [63:56]	22	TW ₂ [39:32]	32	TW ₃ [55:48]
3	zero	13	zero	23	TW ₂ [47:40]	33	TW ₃ [63:56]
4	zero	14	zero	24	TW ₂ [55:48]	34	TW ₄ [7:0]
5	TW ₁ [7:0]	15	zero	25	TW ₂ [63:56]	35	TW ₄ [15:8]
6	TW ₁ [15:8]	16	zero	26	TW ₃ [7:0]	36	TW ₄ [23:16]
7	TW ₁ [23:16]	17	zero	27	TW ₃ [15:8]	37	zero
8	TW ₁ [31:24]	18	TW ₂ [7:0]	28	TW ₃ [23:16]	38	zero
9	TW ₁ [39:32]	19	TW ₂ [15:8]	29	TW ₃ [31:24]	39	zero
10	TW ₁ [47:40]	20	TW ₂ [23:16]	30	TW ₃ [39:32]	40	zero

Figure 3-5 Cycle by cycle TR_DATA (8-bit) of Example Trace in Table 3-2

The probe sampling the TR_DATA pins should look for a non-zero transmission. When that happens, the following bits up to a collective count of 64-bits (i.e. including the first non-zero 4/8/16-bit value) will form a TW. After 64-bits, the probe should re-start looking for a new non-zero transmission. A non zero transmission can start at any time after a full TW is received.

Trace Control Block Registers

The TCB uses several registers to control its operation. These registers are accessed via the EJTAG TAP interface. This chapter describes these registers in detail. These registers are shown in Table 4-1 and Table 4-2.

Register Name	EJTAG TAP controller instruction value	Description
TCBCONTROLA	0x10	Control register in the TCB mainly used for controlling the trace input signals to the core on the PDtrace interface.
TCBCONTROLB	0x11	Control register in the TCB that is mainly used to specify what to do with the trace information. The REG [25:21] field in this register specifies the number of the TCB internal register accessed by the TCBDATA register. A list of all the registers that can be accessed by the TCBDATA register is shown in.
TCBDATA	0x12	This is used to access registers specified by the REG field in the TCBCONTROLB register.

Table 4-1 Registers in the Trace Control Block

Table 4-2 Registers selected by $TCBCONTROLB_{REG}$ (accessed through TCBDATA).

REG[4:0]	Register Selected	Register Description	Compliance
0	TCBCONFIG	TCB Configuration registerholds information about the hardware configuration of the TCB.	Required
1-3	Reserved	Reserved for future use.	Reserved
4	TCBTW	Trace Word read register. This register holds the Trace Word just read from on-line trace memory.	
5	TCBRDP	Trace Word Read pointer. It points to the location in the on-line trace memory where the next Trace Word will be read. A TW read has the side-effect of post-incrementing this register value to point to the next TW location. (A maximum value wraps the address around to the beginning of the trace memory).	Required if on-chip memory exists.
6	TCBWRP	Trace Word Write pointer. It points to the location in the on-line trace memory where the next new Trace Word will be written.	
7	TCBSTP	Trace Word Start Pointer. This points to the location of the oldest TW in the on-line trace memory.	
8-15	Reserved	Reserved for future use.	Reserved
16-23	TCBTRIGx	Trigger Control registers 0-7 are used to specify some conditions that cause the firing of triggers, and to control the resulting action.	Optional
24-31	Reserved	Reserved for future use.	Reserved

4.1 TCBCONTROLA Register

The trace output from the processor on the PDtrace interface can be controlled by the trace input signals to the processor from the TCB. The TCB uses a control register, TCBCONTROLA, whose values are used to change the signal values on the PDtrace input interface. External software (i.e., debugger), can therefore manipulate the trace output by writing the TCBCONTROLA register.

The *TCBCONTROLA* register is written by an EJTAG TAP controller instruction, *TCBCONTROLA* (0x10). See Ref. [1] for more details regarding new TAP instructions.

Compliance: This register is required.

The format of the TCBCONTROLA register is shown below, and the fields are described in Table 4-3.

	TCBCONTROLA Register Format																				
3	1	27	26	25	24	23	22	20	19	18	17	16	15	14	13	12	5	4	3	1	0
	Impl		0	VM	odes	ADW	SyP		TB	IO	D	E	S	K	U	ASID		G	Mo	de	On

Fiel	ds		Description		Read/	Reset State	Compliance
Name	Bits				Write		
Impl	31:27	This field is Refer to the definition of	reserved for implementation specific use processor specification for the format an this field.	e. nd		Undefined	Optional
0	26	Reserved for returns zero	r future use. Must be written as zero; on read.		0	0	Reserved
		by the proce	ecifies the type of tracing that is supporte ssor, as follows:	ed			
		Encoding	Meaning				
		00	PC tracing only				
VModes	25:24	01	PC and load and store address tracing only		R	Preset	Required
		10	PC, load, and store address, and load and store data.				
		11	Reserved				
		This field is	preset to the value of <i>PDO_ValidModes</i> .				
		PDO_AD bi	is width.				
ADW	W 23 0: The <i>PDO_AD</i> bus is 16 bits wide. 1: The <i>PDO_AD</i> bus is 32 bits wide.					Preset	Required

Table 4-3 TCBCONTROLA Register Field Descriptions

Fields			Description	on		Read/	Reset State	Compliance	
Name	Bits					Write			
		The period synchroniza shown in th on-chip or o	icate the synchroniz (in cycles) between ation information is e table below, when to off-chip (as determin <i>ROLB</i> _{OfC} bit).	which the periodic to be sent is defined he trace buffer is eit	1 as				
		SyP	On-chip	Off-chip	1				
		000	2 ²	2 ⁷	1				
SyP	22:20	001	2 ³	2 ⁸	1	R/W	100	Required	
~) -		010	24	2 ⁹	1				
		011	2 ⁵	2 ¹⁰	1				
		100	26	211	1				
		101	27	2 ¹²	1				
		110	28	2 ¹³	1				
		111	29	2 ¹⁴	1				
			fines the value on the F						
ТВ	19	the core mu for all brand	Trace All Branches. This signal is used to indicate that the core must trace either full or incremental PC values for all branches. Not just the unpredictable ones. This field defines the value on the <i>PDI_TraceAllBranch</i> signal			R/W	Undefined	Required	
Ю	18	core trace le desired. He FIFO overfi by stalling t that no trac	Inhibit Overflow. This signal is used to indicate to the core trace logic that slow but complete tracing is desired. Hence, the core tracing logic must not allow a FIFO overflow and discard trace data. This is achieved by stalling the pipeline when the FIFO is nearly full so that no trace records are ever lost. This field defines the value on the <i>PDI_InhibitOverflow</i>			R/W	Undefined	Required	
D	17	i.e., when the trace to be a one and eith process mu When set to irrespective	When set to one, this enables tracing in Debug mode, i.e., when the DM bit is one in the <i>Debug</i> register. For trace to be enabled in Debug mode, the On bit must be one and either the G bit must be one, or the current process must match the ASID field in this register. When set to zero, trace is disabled in Debug mode, irrespective of other bits. This field defines the value on the <i>PDI_DM</i> signal.			R/W	Undefined	Required	
E	16	tracing is en the <i>Status</i> r 0) is also se process AS	Is when tracing is er tabled when either t egister is one, provic t, and either the G b ID matches the ASII fines the value on the F	he EXL or ERL bit led that the On bit (it is set, or the curro D field in this regist	(bit ent	R/W	Undefined	Required	

Table 4-3 TCBCONTROLA Register Field Descriptions (Continued)

L

Fiel	lds		Description				
Name	Bits	-		Write			
S 15		Superviso architectu (bit 0) is a	this enables tracing when the core is in r mode as defined in the MIPS32 or MIPS64 re specification. This is provided the On bit ilso set, and either the G bit is set, or the ocess ASID matches the ASID field in this	R/W	Undefined	Required	
		This field d	lefines the value on the <i>PDI_S</i> signal.				
К 14		and the co definition when the zero. This either the	this enables tracing when the On bit is set ore is in Kernel mode. Unlike the usual of Kernel Mode, this bit enables tracing only ERL and EXL bits in the <i>Status</i> register are is provided the On bit (bit 0) is also set, and G bit is set, or the current process ASID he ASID field in this register.	R/W	Undefined	Required	
		This field d	lefines the value on the PDI_K signal.				
U	13	mode as d specification set, and end	this enables tracing when the core is in User efined in the MIPS32 or MIPS64 architecture ion. This is provided the On bit (bit 0) is also ther the G bit is set, or the current process taches the ASID field in this register.	R/W	Undefined	Required	
		This field d	efines the value on the PDI_U signal.				
ASID	12:5	The ASID field to match when the G bit is zero. When the G bit is one, this field is ignored.		R/W	Undefined	Required	
		This field d	lefines the value on the PDI_ASID signal.				
G	4	all proces	this implies that tracing is to be enabled for ses, provided that other enabling functions , etc.,) are also true.	R/W	Undefined	Required	
		This field d	efines the value on the <i>PDI_G</i> signal.				
		When trac information	ring is turned on, this signal specifies what on is to be traced by the core				
		Mode	Trace Mode				
		000	Trace PC				
		001	Trace PC and load address				
		010	Trace PC and store address				
		011	Trace PC and both load/store addresses				
Mode	3:1	100	Trace PC and load data (optional for all PDtrace specification revisions less than 3.0 and supporting TCBs).	R/W	Undefined	Required	
		101	Trace PC and load address and data				
		110	Trace PC and store address and data				
		111	Trace PC and both load/store address and data				
		are suppo processor	des field determines which of these encodings rted by the processor. The operation of the is UNPREDICTABLE if Mode is set to a ch is not supported by the processor				
		This field d	efines the value on the <i>PDI_TraceMode</i> signal.				

Table 4-3 TCBCONTROLA Register Field Descriptions (Continued)

Fields		Description	Read/		Compliance
Name	Name Bits		Write		
On	0	 This is the global trace enable switch to the core. When zero, tracing from the core is always disabled, unless enabled by core internal software override of the <i>PDI_xx</i> input pins. When set to one, tracing is enabled whenever the other enabling functions are also true. This field defines the value on the <i>PDI_TraceOn</i> signal. 	R/W	0	Required

Table 4-3 TCBCONTROLA Register Field Descriptions (Continued)

4.2 TCBCONTROLB Register

The TCB includes a second control register, TCBCONTROLB (0x11). This register generally controls what happens to the trace information once it arrives at the TCB.

Compliance: This register is required.

The format of the TCBCONTROLB register is shown below, and the fields are described in Table 4-4.

	TCBCONTROLB Register Format																	
	31	30 28	27 26	25	21 20	19	17 1	6 15	14	13 12	11	10 8	7	6	3	2	1	0
V	VE	Impl	0	REG	WR	0	R	M TR	BF	ТМ	0	CR	Cal	0		CA	OfC	EN

Table 4-4 TCBCONTROLB Register Field Descriptions

Fields		Description	Read/	Reset State	Compliance
Name	Bits		Write		
WE	31	Write Enable. Only when set to 1 will the other bits be written in <i>TCBCONTROLB</i> . This bit will always read 0.	R	0	Required
Impl	30:28	This field is reserved for implementations. Refer to the processor specification for the format and definition of this field.		Undefined	Optional
0	27:26	Reserved for future use. Must be written as zero; returns zero on read.	0	0	Reserved
REG	25:21	Register select: This field specifies the register, (one among the set of registers in Table 4-2), to access through the <i>TCBDATA</i> register.	R/W	0	Required

Fie	lds	Description	Read/	Reset State	Compliance
Name	Bits		Write		
WR	 The write register field, when set, allows the register selected by the REG field to be written as well as read when <i>TCBDATA</i> is accessed. Otherwise, the selected register is only read. Note that a JTAG register cannot be only written, it is always read and written. Therefore, a register that has a side-effect on read (see Section 4.6, "TCBRDP Register (Reg 5)"), will have the same side-effect when written, since a read also happens on a write. Hence, it is specified that when this field WR is set, it is implementation dependent whether a side-effect of a read will occur when writing. 		R/W	0	Required
0	19:17	Reserved for future use. Must be written as zero; returns zero on read.	0	0	Reserved
RM	16	 Read on-chip trace memory. When written to 1, the read address-pointer of the on-chip memory in register <i>TCBRDP</i> is set to point to the oldest memory location written since the last reset of pointers. Subsequent access to the <i>TCBTW</i> register (through the <i>TCBDATA</i> register), will automatically increment the read pointer in register <i>TCBRDP</i> after each read. When the write pointer is reached, this bit is automatically reset to 0, and the <i>TCBTW</i> register will read all zeros. Once set to 1, writing 1 again will have no effect. The bit is reset by setting the TR bit or by reading the last Trace word in <i>TCBTW</i>. 	R/W1	0	Required if on-chip memory exists. Otherwise reserved.
TR	15	Trace memory reset. When written to one, the address pointers for the on-chip trace memory <i>TCBRDP and TCBWRP</i> are reset to zero. Also the RM and BF bits are reset to 0. This bit is automatically reset back to 0, when the reset specified above is completed.	R/W1	0	Required if on-chip memory exists. Otherwise reserved.
BF	14	Buffer Full indicator that the TCB uses to communicate to external software that the on-chip trace memory is full. Note that this applies only in the situation that the on-chip trace memory is being deployed in the trace-from and trace-to mode. (See Chapter 10, "On-Chip Trace Memory.") This bit is cleared when writing a 1 to the TR bit	R	0	Required if on-chip memory exists. Otherwise reserved.

Table 4-4 TCBCONTROLB Register Field Descriptions (Continued)

I

Fie	Fields		Description		Read/	Reset State	Compliance	
Name	Bits				Write			
		memory is fille	his field determines how the trace d when using the simple-break c ^M IF to start or stop trace. Trace Mode Trace-To Trace-From					
		10	Reserved					
		11	Reserved				Required	
ТМ	13:12	continuously w Words, as long core. In Trace-From t from the point t until the on-chi In both cases, c will also stop fi If a <i>TCBTRIGx</i>	ode, the on-chip trace memory is rapping around, overwriting older as there is trace data coming from mode, the on-chip trace memory is that <i>PDO_IamTracing</i> is asserted p trace memory is full. le-asserting the EN bit in this reg ll to the trace memory.	r Trace m the s filled l, and ister	R/W	0	if on-chip memory exists. Otherwise reserved.	
0	11	Reserved for fur returns zero on	ture use. Must be written as zero read.);	0	0	Reserved	
CR	10:8	of the core cloc clock. The cloc Remark: For e two times slow core clock. But rising edge, wh the Probe interf	Off-chip Clock Ratio. Writing this field, sets the ratio of the core clock to the off-chip trace memory interface clock. The clock-ratio encoding is shown in Table 4-5. Remark: For example, a clock ratio of 1:2 implies a two times slow down of the Probe interface clock to the core clock. But, one data packet is sent per core clock rising edge, while a data packet is sent on every edge of the Probe interface clock, since the Probe interface works in double data rate (DDR) mode.		R/W	100	Required if off-chip trace interface exists. Otherwise reserved.	

Table 4-4 TCBCONTROLB Register Field Descriptions (Continued)

I

Fields		Description	Read/	Reset State	Compliance	
Name	Bits		Write			
Cal	7	Calibrate off-chip trace interface. If set, the off-chip trace pins will produce the following pattern in consecutive trace clock cycles. If more than 4 data pins exist, the pattern is replicated for each set of 4 pins. The pattern repeats from top to bottom until the Cal bit is de-asserted. $ \begin{array}{r} \hline Calibrations \\ pattern \\ \hline 3 & 2 & 1 & 0 \\ \hline \hline 3 & 2 & 1 & 0 \\ \hline \hline 1 & 1 & 1 & 1 \\ \hline 0 & 0 & 0 & 0 \\ \hline 1 & 1 & 1 & 1 & 1 \\ \hline 0 & 0 & 0 & 0 \\ \hline 1 & 1 & 1 & 1 & 1 \\ \hline 0 & 0 & 0 & 0 \\ \hline 1 & 1 & 1 & 1 & 1 \\ \hline 0 & 0 & 0 & 0 \\ \hline 1 & 1 & 0 & 1 & 0 \\ \hline 1 & 0 & 1 & 0 & 1 \\ \hline 1 & 0 & 1 & 0 \\ \hline 1 & 1 & 1 & 1 \\ \hline 1 & 0 & 1 & 0 \\ \hline 1 & 1 & 1 & 1 \\ \hline 1 & 0 & 1 & 1 \\ \hline 1 & 0 & 1 & 1 \\ \hline 1 & 0 & 1 & 1 \\ \hline 1 & 0 & 1 & 1 \\ \hline 1 & 0 & 1 & 1 \\ \hline 1 & 0 & 1 & 1 \\ \hline 1 & 0 & 1 & 1 \\ \hline 1 & 0 & 1 & 1 \\ \hline \end{array} $ Note: The clock source of the TCB and PIB must be running.	R/W	0	Required if off-chip trace interface exists. Otherwise reserved.	
0	6:3	Reserved for future use. Must be written as zero; returns zero on read.	0	0	Reserved	
CA	2	 Cycle accurate trace. When set to 1 the trace will include stall information. When set to 0 the trace will exclude stall information, and remove bit zero from all transmitted TF's. The stall information included/excluded is: TF6 formats with TCBcode 0001 and 0101. All TF1 formats except within the context of multi-pipe processor tracing (when it is used for individual pipes within the sequence of pipe outputs). 	R/W	0	Required	
OfC	1	If set to 1, trace is sent to off-chip memory using <i>TR_DATA</i> pins. If not set, trace info is sent to on-chip memory. This bit is read only if either off-chip or on-chip option exists.	R/W	Preset	Required	

Table 4-4 TCBCONTROLB Register Field Descriptions (Continued)

I

Fiel	ds	Description	Read/	Reset State	Compliance
Name	Bits		Write		
EN	0	 Enable trace. This is the master enable for trace to be generated from the TCB. This bit can be set or cleared, either by writing this register or from a start/stop/center trigger. When set to "1", trace information is sampled on the <i>PDO_xx</i> pins. Trace Words are generated and sent to either on-chip memory or to the Trace Probe. The target of the trace is selected by the OfC bit. When set to "0", trace information on the PDO_xx pins is ignored. A potential TF6-stop (from a stop trigger) is generated as the last information, and the TCB pipe-line is flushed, and trace output is stopped. 	R/W	0	Required

Table 4-4 TCBCONTROLB Register Field Descriptions (Continued)

Table 4-5 Clock Ratio encoding of the CR field

CR/CRMin/CRMax	Clock Ratio				
000	8:1 (Trace clock is eight times that of core clock)				
001	4:1 (Trace clock is four times that of core clock)				
010	2:1 (Trace clock is double that of core clock)				
011	1:1 (Trace clock is same as core clock)				
100	1:2 (Trace clock is one half of core clock)				
101	1:4 (Trace clock is one fourth of core clock)				
110	1:6 (Trace clock is one sixth of core clock)				
111	1:8 (Trace clock is one eighth of core clock)				

4.3 TCBDATA Register

The TCBDATA register (0x12) is used to access the registers defined by the TCBCONTROLB_{REG} field, see Table 4-2. Regardless of which register or data entry is accessed through TCBDATA, the register is only written if the TCBCONTROLB_{WR} bit is set. For read only registers the TCBCONTROLB_{WR} is a don't-care.

Compliance: This register is required.

The format of the TCBDATA register is shown below, and the field is described in Table 4-6. The width of TCBDATA is 64 bits when on-chip trace words (TWs) are accessed (TCBTW access).

TCBDATA Register Format

31(63)	0
Data	

Fields		Description	Read/Write	Reset	Compliance
Names	Bits			State	
Data	31:0 63:0	Register fields or data as defined by the <i>TCBCONTROLB</i> _{REG} field	Only writable if TCBCONTROLB _{WR} is set	0	Required

Table 4-6 TCBDATA Register Field Descriptions

4.4 TCBCONFIG Register (Reg 0)

I

I

I

The TCBCONFIG register holds hardware configuration information in the TCB.

Compliance: This register is required.

	TCBCONFIG Register Format																					
31	30	25	24	21	20		17	16	1	4	13	11	10	9	8		6	5	4	3		0
CF1	Impl		1	ΓRIG		SZ		CI	RMax		CRI	Min	P	W		PiN		OnT	OfT		REV	

Table 4-7 TCBCONFIG Register Field Descriptions

Fie	lds	Description	Read/	Reset State	Compliance
Name	Bits		Write		
CF1	31	This bit is set if a <i>TCBCONFIG1</i> register exists. In this revision, <i>TCBCONFIG1</i> does not exist, and this bit reads zero.	R	0	Required
Impl	30:25	This field is reserved for implementations. Refer to the processor specification for the format and definition of this field.	0	Undefined	Optional
TRIG	24:21	Number of triggers implemented. This also indicates the number of <i>TCBTRIGx</i> registers that exist.	R	Legal values are 0 - 8	Required
SZ	20:17	On-chip trace memory size. This field holds the encoded size of the on-chip trace memory. The size in bytes is given by $2^{(SZ+8)}$. I.e., the lowest value is 256 bytes, and the highest is 8Mb.	R	Preset	Required if on-chip memory exists. Otherwise reserved.
CRMax	16:14	Off-chip Maximum Clock Ratio. This field indicates the maximum ratio of the core clock to the off-chip trace memory interface clock. The clock-ratio encoding is shown in Table 4-5.	R	Preset	Required if off-chip trace interface exists. Otherwise reserved.
CRMin	13:11	Off-chip Minimum Clock Ratio. This field indicates the minimum ratio of the core clock to the off-chip trace memory interface clock. The clock-ratio encoding is shown in Table 4-5.	R	Preset	Required if off-chip trace interface exists. Otherwise reserved.

Fiel	lds		De	scription	Read/	Reset State	Compliance
Name	Bits				Write		
		trace interfa	ce TR_DAT	f bits available on the off-chip 4 pins. The number of ded, as shown in the table.			
		PW	Numbe	r of bits used on TR_DATA	1		Required
		00	4 bits				if off-chip
PW	10:9	01	8 bits		R	Preset	trace interface exists.
		10	16 bits				Otherwise
		11 1	reserved]		reserved.
				d on input signals to the TCB y of the TCB.			
PiN	8:6	For multi-pi number of p indicates, th the TF2, TF Figure 2-7, The table be	ipeline proc peline proc ipes which a at the 3-bit 3 and TF4 7 Figure 2-8 a clow indicate	ressors this field must read 0. essor, this field indicates the are traced. If non-zero this also PgmOrder field is included in Trace Formats, as shown in and Figure 2-9 on page 7. es the number of bits in ble values of PiN. PgmOrder field included in the TF2, TF3 and TF4 Trace Formats No Yes	R	Preset	Required
OnT	5	When set, th is present. T when the TC	his bit is pre	ates that on-chip trace memory set based on the selected option nented.	R	Preset	Required
OfT	4	is present. T when the TC	his bit is pre CB is impler	tes that off-chip trace interface set based on the selected option nented, and on the existence of <i>Present</i> asserted).	ъ	Preset	Required
REV	3:0	Revision of the describe revision 0.	TCB. An im d architectu	plementation that conforms to re in this document must have	R	0	Required

Table 4-7 TCBCONFIG Register Field Descriptions (Continued)

EJTAG Trace Control Block Specification, Revision 1.04

I

4.5 TCBTW Register (Reg 4)

The *TCBTW* register is used to read Trace Words from the on-chip trace memory. The TW read is the TW pointed to by the *TCBRDP* register. A side effect of reading the *TCBTW* register is that the *TCBRDP* register increments to the next TW in the on-chip trace memory. If *TCBRDP* is at the max size of the on-chip trace memory, the increment wraps back to address zero.

Compliance: Required if on-chip trace memory is implemented.

The format of the *TCBTW* register is shown below, and the field is described in Table 4-8.

TCBTW Register Format

63	0
Data	

Table 4-8 TCBTW Register Field Descriptions

Fields		Description	Read/	Reset	Compliance
Names	Bits		Write	State	
Data	63:0	Trace Word	R/W	0	Required

4.6 *TCBRDP* Register (Reg 5)

The *TCBRDP* register is the address pointer to on-chip trace memory. It points to the TW read when reading the *TCBTW* register. When writing the *TCBCONTROLB*_{RM} bit to 1, this pointer is reset to the current value of *TCBSTP*.

Compliance: Required if on-chip trace memory is implemented.

The format of the *TCBRDP* register is shown below, and the field is described in Table 4-8. The value of n depends on the size of the on-chip trace memory. As the address points to a 64-bit TW, lower three bits are always zero.

TCBRDP Register Format

31	n+1	n 0
		Address

Table 4-9 TCBRDP Register Field Descriptions

Fields		Description	Read/	Reset	Compliance
Names	Bits		Write	State	
Data	31:(n+1)	Reserved. Must be written zero, reads back zero.	0	0	Required
Address	n:0	Byte address of on-chip trace memory word.	R/W	0	Required

4.7 *TCBWRP* Register (Reg 6)

The *TCBWRP* register is the address pointer to on-chip trace memory. It points to the location where the next new TW for on-chip trace will be written.

Compliance: Required if on-chip trace memory is implemented.

The format of the *TCBWRP* register is shown below, and the field is described in Table 4-8. The value of n depends on the size of the on-chip trace memory. As the address points to a 64-bit TW, lower three bits are always zero.

TCBWRP Register Format

31	n+1	n	0
		Address	

Table 4-10 TCBWRP Register Field Descriptions

Fields		Description	Read/	Reset	Compliance		
Names	Bits		Write	State			
Data	31:(n+1)	Reserved. Must be written zero, reads back zero.	0	0	Required		
Address	n:0	Byte address of on-chip trace memory word.	R/W	0	Required		

4.8 *TCBSTP* Register (Reg 7)

The *TCBSTP* register is the start pointer register. This register points to the on-chip trace memory address at which the oldest TW is located. This pointer is reset to zero when the *TCBCONTROLB*_{TR} bit is written to 1. If a continuous trace to on-chip memory wraps around the on-chip memory, *TSBSTP* will have the same value as *TCBWRP*.

Compliance: Required if on-chip trace memory is implemented.

The format of the *TCBSTP* register is shown below, and the field is described in Table 4-8. The value of n depends on the size of the on-chip trace memory. As the address points to a 64-bit TW, lower three bits are always zero.

TCBSTP Register Format

31	n+1	n	0
		Address	

Table 4-11 TCBSTP Register Field Descriptions

Fields		Description	Read/	Reset	Compliance
Names	Bits		Write	State	
Data	31:(n+1)	Reserved. Must be written zero, reads back zero.	0	0	Required
Address	n:0	Byte address of on-chip trace memory word.	R/W	0	Required

4.9 *TCBTRIGx* Register (Reg 16-23)

Eight Trigger Control registers are defined. Each register is named *TCBTRIGx*, where *x* is a single digit number from 0 to 7 (*TCBTRIG0* is Reg 16). The actual number of trigger registers implemented is defined in the *TCBCONFIG*_{TRIG} field. An unimplemented register will read all zeros and writes are ignored.

Each Trigger Control register controls when an associated trigger is fired and the resulting action. Please also read Chapter 5, "Trigger Logic," on page 33, for a detailed description of trigger logic issues.

EJTAG Trace Control Block Specification, Revision 1.04

Copyright © 2001-2002 MIPS Technologies Inc. All right reserved.

 Compliance: The number of implemented trigger registers must be equal to the number in *TCBCONFIG*_{TRIG}.

				TCBTRI	Gx Re	giste	er Format	:					
I	31	24 23	22 20	19	16 15	14	13 11	10	76	5 4	3 2	1	0
I	TCBinfo	Tra ce	Impl	0	-	I PD Tro	r	0	DM	CH PD Tri Tri	~ 1	FO	TR

Table 4-12 TCBTRIGx Register Field Descriptions

Fields		Description	Read/	Reset	Compliance
Names	Bits		Write	State	
TCBinfo	31:24	TCBinfo to be used in a possible TF6 trace format when this trigger fires.	R/W	0	Required
Trace	23	 When set, generate a TF6 trace information when this trigger fires. Use TCBinfo field for the TCBinfo of TF6 and use Type field for the two MSB of the TCBtype of TF6. The two LSB of TCBtype are 00. The write value of this bit always controls the action from the firing of this trigger. When this trigger fires, if another higher priority trigger fires simultaneously, then the action of this trigger can be suppressed. That is, the issue of the TF6 format would be suppressed. If this ever happens, this can be detected by reading the value of this field. If the Trace field was set to 1, and this trigger action was suppressed, then the read of this Trace field will return a 0. (Note that the read value is always 0 if the write value was 0). The read value of 0 indicating a suppressed trigger action is valid until the TCBTRIGx register is again written. That is, the read value is 0 if the trigger fires but the trigger action was ever suppressed, since the last write. 	R/W	0	Required
Impl	22:20	These bits are reserved for implementation specific trigger actions (internal to the TCB). Refer to the processor specification for the format and definition of this field.		0	Optional
0	19:16	Reserved. Must be written zero, reads back zero	0	0	Reserved
CHTro	15	When set, when this trigger fires, generate a single cycle strobe on TC_ChipTrigOut.R/W		0	Required
PDTro	14	When set, when this trigger fires, generate a single cycle strobe on <i>TC_ProbeTrigOut</i> .	R/W	0	Required
Impl	13:11	These bits are reserved for implementation specific trigger sources (internal or external to the TCB). Refer to the processor specification for the format and definition of this field.		0	Optional
0	10:7	Reserved. Must be written zero, reads back zero	0	0	Reserved

I

Fields		Description	Read/	Reset	Compliance
Names	Bits		Write	State	
DM	6	When set, this Trigger will fire when a rising edge on the Debug mode indication from the core is detected.The write value of this bit always controls when this trigger will fire.	R/W	0	Optional
		If this trigger fires because this DM field is set, i.e., this is the cause of the trigger firing, then this can be determined by reading this DM field. If the DM field was written 1, then a read value of 1 indicates that this trigger has fired since the last write. Note that the action from a firing trigger could have been suppressed, and therefore, reading this field would be the only definite way to tell if the trigger fired and whether this was the cause. This special read value is valid until the <i>TCBTRIGx</i> register is written. Note that if the write value was 0 the read value is always			
		0.			
CHTri	5	When set, this Trigger will fire when a rising edge on $TC_ChipTrigIn$ is detected. The write value of this bit always controls when this trigger will fire. If this trigger fires because this CHTri field is set, i.e., this is the cause of the trigger firing, then this can be determined by reading this CHTri field. If the CHTri field was written 1, then a read value of 1 indicates that this trigger has fired since the last write. Note that the action from a firing trigger fired and whether this was the cause. This special read value is valid until the <i>TCBTRIGx</i> register is written. Note that if the write value was 0 the read value is always 0.	R/W	0	Required
PDTri	4	 When set, this Trigger will fire when a rising edge on <i>TC_ProbeTrigIn</i> is detected. The write value of this bit always controls when this trigger will fire. If this trigger fires because this PDTri field is set, i.e., this is the cause of the trigger firing, then this can be determined by reading this PDTri field. If the PDTri field was written 1, then a read value of 1 indicates that this trigger has fired since the last write. Note that the action from a firing trigger could have been suppressed, and therefore, reading this field would be the only definite way to tell if the trigger fired and whether this was the cause. This special read value is valid until the <i>TCBTRIGx</i> register is written. Note that if the write value was 0 the read value is always 0. 	R/W	0	Required

Table 4-12 TCBTRIGx Register Field Descriptions (Continued)

I

Fields		Description		Read/	Reset	Compliance
Names	Bits	-		Write	State	
Names	3:2	this trigge and the co Type 00 01 10 11 11 11 11 11 11 11 11 11 11	$BCONTROLB_{TM}$ field is implemented it must race-To mode (00), for the Type field to control ace fill. value of this bit always controls the behavior of	R/W	0	Required
EQ		fire, or it f is valid for Fire Once	dition is not true, i.e., either the trigger did not ired and the action was not suppressed, then it r the read value to read anything but 11.			
FO	1	fire each ti	le-asserted. When de-asserted this trigger will ime one of the trigger sources indicates trigger.	R/W	0	Required
TR	0	TR bit wa This bit is was last w When set, change the was the so sources ca possible. Also, whe	 appened. When set, this trigger fired since the s last written 0. used to inspect if the trigger fired since this bit written zero. all the trigger source bits (bit 4 to 13) will eir read value to indicate if the particular bit burce to fire this trigger. Only enabled trigger in set the read value, but more than one is n set, the Type field and the Trace field will values which indicate if the trigger action was 	R/W0	0	Required

Table 4-12 TCBTRIGx Register Field Descriptions (Continued)

I

4.10 Reset State

Reset state for all register fields is entered when one or both of the following two things happen:

- 1. *ETT_SoftReset* input is set high.
- 2. *ETT_TRST_N* input is set low.

Most fields can be reset synchronously on the next rising edge of ETT_TCK.

The fields $TCBCONTROLA_{On}$ and $TCBCONTROLB_{EN}$ should be reset asynchronously on any of the above two events. Internal registers in the core-clock domain that need to reset must treat $ETT_SoftReset$ and ETT_TRST_N as asynchronous reset inputs. It is not guaranteed that the core-clock is running when either of the two resets are asserted. For synchronous register reset, the reset event must be remembered until the core-clock starts running.

Please see Chapter 7, "Trace Control Block TAP Interface," on page 39 for a description of the ETT_ pins.

Trigger Logic

The TCB is defined to optionally feature a trigger unit. Most of the actual implementation and functionality is implementation dependent, but if implemented the base-line structure must be as defined in this section.

5.1 Trigger Logic Overview

The trigger logic is functionally split in three parts.

- Trigger Source logic.
- Trigger Control logic
- Trigger Action logic.

Figure 5-1 shows the functional overview of the trigger flow in the TCB.




Figure 5-1 TCB Trigger processing overview

5.1.1 Trigger Source Logic

A number of source events can be defined that cause a trigger to fire when the corresponding source condition is satisfied.

In this version of the TCB, three sources have been defined. These are the two trigger inputs $TC_ChipTrigIn$ and $TC_ProbeTrigIn$ (see Section 5.3, "TCB Trigger Input/Output Signals"), and the Debug Mode (DM) indication from the processor core. The input triggers are all rising-edge triggers, and the Trigger Source logic must convert the edge into a single cycle strobe to the Trigger Control logic.

5.1.2 Trigger Control Logic

Eight possible Trigger Control registers (*TCBTRIGx*, $x = \{0..7\}$) are defined. Each of these registers controls a trigger fire mechanism. They can have each of the Trigger Sources as the trigger event and they can fire one or more of the Trigger Actions. This is defined in the Trigger Control register *TCBTRIGx* (see Section 4.9, "TCBTRIGx Register (Reg 16-23)").

5.1.3 Trigger Action logic

A number of possible trigger actions in this version of the TCB are:

- Two output trigger strobes, *TC_ChipTrigOut* and *TC_ProbeTrigOut*. These are explained in Section 5.3, "TCB Trigger Input/Output Signals".
- The TF6 trace format as information output into trace memory. This is explained in Section 4.9, "TCBTRIGx Register (Reg 16-23)". Also read Section 5.2, "Simultaneous Triggers".
- The Start, End, and Center trigger actions. These are also explained in the sections pointed to above.

5.2 Simultaneous Triggers

Two or more triggers can fire simultaneously. The resulting behavior depends on trigger action set for each of them, and whether they should produce a TF6 trace information output or not. There are two groups of trigger actions: Prioritized and OR'ed.

5.2.1 Prioritized Trigger Actions

For prioritized simultaneous trigger actions, the trigger control register which has the lowest number takes precedence over the higher numbered *TCBTRIGx* registers. The oldest trigger takes precedence over everything.

The following trigger actions are prioritized when two or more *TCBTRIGx* registers fire simultaneously:

- Trigger Start, End, and Center type triggers (*TCBTRIGx*_{Type} field set to 00, 01 or 10), which will assert/deassert the *TCBCONTROLB*_{EN} bit. The Center trigger is delayed and will always change *TCBCONTROLB*_{EN} because it is the oldest trigger when it deasserts *TCBCONTROLB*_{EN}. A Center trigger will not start the countdown if an even older Center trigger is using the frame counter.
- Triggers which produce TF6 trace information in the trace flow ($TCBTRIGx_{Trace}$ bit is set).

Regardless of priority, the *TCBTRIGx*_{TR} bit is set when the trigger fires, even if the trigger action was suppressed. If the trigger is set to only fire once (the *TCBTRIGx*_{FO} bit is set), then the suppressed trigger action will not be possible until after *TCBTRIGx*_{TR} is written 0.

If a Trigger action is suppressed by a higher priority trigger, then the read value, when the $TCBTRIGx_{TR}$ bit is set, for the $TCBTRIGx_{Trace}$ field will be 0 for suppressed TF6 trace information actions. The read value in the $TCBTRIGx_{Type}$

EJTAG Trace Control Block Specification, Revision 1.04

field for suppressed Start/End/Center triggers will be 11. This indication of a suppressed action is sticky. If any of the two actions (Trace and Type) are ever suppressed for a multi-fire trigger (the *TCBTRIGx*_{FO} bit is zero), then the read values in *TCBTRIGx*_{Trace} and/or *TCBTRIGx*_{Type}, are set to indicate a suppressed action.

5.2.1.1 Center Trigger

The Center trigger's delayed deassertion of the *TCBCONTROLB*_{EN} bit is always executed, regardless of priority from another Start trigger at the time of the *TCBCONTROLB*_{EN} change. This means that if a Center trigger acts on the *TCBCONTROLB*_{EN} bit to turn it off, n/2 frames after the trigger actually fires, and a Start trigger hit the same cycle and attempts to turn on the bit, then the Center trigger wins, regardless of the trigger number. This is because the oldest trigger takes precedence.

However, if a Center trigger has started the count down from n/2, but not yet reached zero, then a new Center trigger will NOT be executed. Only one Center trigger can have the cycle counter. This second Center trigger will store 11 in the *TCBTRIGx*_{Type} field. But, if the *TCBTRIGx*_{Trace} bit is set, a TF6 trace information will still go in the trace. This makes it possible to determine the read value of the *TCBTRIGx*_{Type} field at the time of trigger source strobe.

5.2.2 OR'ed Trigger Actions

The simple trigger actions CHTro, PDTro and CTATrg from each *TCBTRIGx* register's action logic, are effectively OR'ed together to produce the final trigger. For example, one or more expected trigger strobes on *TC_ChipTrigOut* can disappear. External logic should therefore not rely on counting of strobes to predict a specific event unless simultaneous triggers are known not to occur.

5.3 TCB Trigger Input/Output Signals

Two sets of trigger input/outputs are defined on the TCB. One set is defined to be chip internal, and the other set is defined to be part of the probe interface. Table 5-1 shows the TCB signal names, and the related probe pin name for the probe trigger signals.

TCB pin name	Probe pin name	Description
TC_ChipTrigIn	N/A	Rising edge trigger input. The source should be on-chip. The input is considered async. I.e. double registered in the TCB.
TC_ChipTrigOut	N/A	Single cycle (relative to core clock) high strobe, trigger output. The target is supposed to be an on-chip unit.
TC_ProbeTrigIn	TR_TRIGIN	Rising edge trigger input. The source should be the Probe Trigger input. The input is considered async. I.e. double registered in the TCB.
TC_ProbeTrigOut	TR_TRIGOUT	Single cycle (relative to probe clock <i>TC_ProbeClk</i>) high strobe, trigger output. The target is supposed to be the Probes Trigger output.

Table 5-1 TCB Trigger input and output

PDtraceTM Interface

The TCB is on the receiving end of the PDtraceTM Interface, the processor core being the sender. The PDtraceTM Interface is described in detail in the reference document [2]. Several control and configuration signals exist on the PDtrace IF. This chapter in brief describes the TCB source of the PDI_x signals to the processor core.

Most of the *PDI_xx* pins are controlled from the *TCBCONTROLA* register. When written, this register is checked and the values of corresponding *PDI_xx* input signals to the core are modified. Table 6-1 show a list of the *PDI_xx* signals, with the register/functional source in the TCB. The complete PDtraceTM signal list can be found in the reference document [2].

Signal Name	TCB source register/function		
PDI_TCBPresent	Either force to 1, or set to the evaluation of the following function:		
TDI_TCDI Teseni	$(TCBCONFIG_{OnT} \text{ or } TCBCONFIG_{OfT})$		
PDI_TBImpl	Set to the evaluation of the following function:		
	$(TCBCONFIG_{OnT} \text{ and } TCBCONFIG_{OfT})$		
PDI_StallSending	Set when additional trace data on the <i>PDO_xx</i> signal will cause the TCB fifo to overflow.		
PDI_OffChipTB	Set to the evaluation of the following function:		
	(TCBCONTROLB _{OFC})		
PDI_SyncOffEn	Either force to 1, or cycle 0->1->0 when either $TCBCONTROLB_{OfC}$ or $TCBCONTROLA_{SyP}$ is modified.		
All other <i>PDI_xx</i> signal	Controlled directly from the bit settings in <i>TCBCONTROLA</i> . Please refer to Section 4.1, "TCBCONTROLA Register" on page 16 for details.		

Table 6-1 PDtrace[™] IF core input controls from TCB

Trace Control Block TAP Interface

The Trace Control Block Registers are accessed through EJTAG TAP interface on the core. For this reason there must be a way for the core EJTAG TAP controller to access the Trace Control Block registers in a TAP-like manner. This section will describe the interface used for TAP access.

Since the core already implements an EJTAG TAP controller there is no need to duplicate the entire state-machine in the Trace Control Block. The interface described in this section assumes that the reader is familiar with the (E)JTAG TAP state machine and how it works.

7.1 Signal list

Signal Name	Direction	Description				Compliance
ETT_TCK	In	EJTAG TAP controller clock. This signal is not an output from the core, but is the input to the TAP controller in the core. The TCB should use the same.			Required	
ETT_TDI	In	This is the TE ETT_TCK, the core.	This is the TDI signal from the EJTAG probe. As was the case with <i>ETT_TCK</i> , the TCB must use the same input as the TAP controller in the core.			
ETT_TRST_N	In			n the EJTAG probe. This from the probe input.	is also not a	Required
ETT_SoftReset	In	The TAP cont	roller state-machine	is in Test-Logic-Reset s	tate.	Required
ETT_Capture	In		The TAP controller state-machine is in Data-Capture state. This indicates the <i>ETT_Inst[4:0]</i> input is valid.			Required
ETT_Shift	In	The TAP cont	The TAP controller state-machine is in Data-Shift state.			Required
ETT_Update	In	The TAP controller state-machine is in Data-Update state. This indicates the <i>ETT_Inst[4:0]</i> input is valid.			Required	
				ister in the TAP controlle the Capture and Update		
			ETT_Inst[4:0]	TCB Register		
			0x10	TCBCONTROLA		
	In		0x11	TCBCONTROLB		D . 1
ETT_Inst[4:0]			0x12	TCBDATA		Required
			All Other's	Bypass		
		This table has the full list of registers which are supported by the TAP controller in the core. Any un-implemented register above must select the <i>Bypass</i> register. <i>Bypass</i> is a single bit register which always resets to '0' on Capture.				
ETT_TCBData	Out	Serial output data, synchronous to <i>ETT_TCK</i> rising edge. When the <i>ETT_Shift</i> is asserted and <i>ETT_Inst[4:0]</i> selects one of the three EJTAG TCB Registers, this output must present data				

Table 7-1 Trace Control Block TAP Interface signals

EJTAG Trace Control Block Specification, Revision 1.04

7.2 Interface description

The TCB TAP interface is fully synchronous to the clock *ETT_TCK*. All inputs are captured at rising clock edge and the *ETT_TCBData* output must also change only as a result of a rising edge.

All the *ETT_xx* inputs from the core are fully registered outputs of the core. The TCB can anticipate very early timing on the assertion of these inputs. The *ETT_TCBData* output is NOT captured into a rising edge register in the core, but rather multiplexed directly to the *ETT_TDO* output register, which changes state on falling edge *ETT_TCK*. The TCB must guarantee good timing on this output, preferably directly from a rising edge *ETT_TCK* register.




Figure 7-1 shows a timing diagram for an access to the TCBCONTROLA register.

Figure 7-1 TCB TAP register access timing diagram

In the first two cycles ETT_TRST_N is released, and the selection of an instruction register is started in the TAP controller state-machine using ETT_TMS (not used by the TCB TAP). In the first multi-cycle block, the core TAP controller has its internal instruction register set to 0x10 (= TCBCONTROLA register). This is reflected on $ETT_Inst[4:0]$.

After the other multi-cycle block, the core TAP controller is in Capture Data Register state. This is reflected on *ETT_Capture*. When *ETT_Capture* is set, the next rising edge on *ETT_TCK* should update the TCB TAP shift register, with the value of the register selected by *ETT_Inst[4:0]* (in this case *TCBCONTROLA*). In the following 32 clock cycles the shift register should then receive write data on *ETT_TDI*, and present read data on *ETT_TCBData* (LSB first on both busses).

One or more cycles after *ETT_Shift* is de-asserted, the *ETT_Update* signal will be asserted for one cycle. Assertion of *ETT_Update* is the signal to write the current contents of the shift register to the register selected by *ETT_Inst[4:0]* (in this case *TCBCONTROLA*).

The EJTAG TAP controller will be moved to access other registers, which eventually changes the contents of the *ETT_Inst[4:0]* pins. Even though *ETT_Inst[4:0]* is asserted long before *ETT_Capture*, and de-asserted long after *ETT_Update*, the TCB TAP should only sample the value, when either *ETT_Capture* or *ETT_Update* is asserted.

Figure 7-2 shows a top-level view of the data-path of the TCB TAP.




Figure 7-2 TCB TAP data-path

If one of the three TCB registers is unimplemented, access to an unimplemented register should work as a bypass register.

It is likely that the three TCB registers reside, or have counterparts which reside, in the core clock domain. In this case, proper synchronization must be observed between the TAP and core clock domains when the shift register contents are captured or when updates from the shift register are performed. In doing so, it is not guaranteed that the core clock is "much" faster than the *ETT_TCK* clock, or that the core clock is running at all for that matter.

A more detailed implementation specification is beyond the scope of this document.

TCtrace IF

When the TCB is implemented with the ability to send the trace information to a probe, this is done through an intermediate interface called the TCtrace IF. The TCtrace IF is used to connect a small Probe Interface Block (PIB) to the TCB. The PIB module is the module driving the actual Probe I/O pads which creates the Probe IF. The PIB is left as a separate unit, because the I/O timing will benefit from the PIB being placed physically close to the pads. Also the PIB can be more or less advanced with internal clock-multiplier to enable higher trace bandwidth on a limited number of *TR_DATA* trace pins.

The entire TCtrace IF is required in the TCB if Off-Chip Trace memory is implemented, otherwise it is optional. The Chip-level trigger input and outputs (*TC_ChipTrigIn* and *TC_ChipTrigOut*) are required if one or more trigger control registers are implemented.

8.1 Signal description

Unless otherwise noted, all the signals are synchronous with respect to the "core-clock". The SIn inputs are static inputs which should not change except when the core is reset.

Signal Name	Direction	Description
TC_PibPresent	SIn	Must be asserted when a PIB is attached to the TC Interface. When de-asserted (low) all the other inputs are disregarded.
TC_TrEnable	Out	Trace Enable, when asserted the PIB must start the TR_Clk output running and can expect valid data on all other outputs.
TC_CRMax[2:0]	SIn	Maximum Clock ratio supported. This static input sets the $TCBCONFIG_{CRMax}$ field. It defines the capabilities of the PIB module. This sets the highest clock-ratio (lowest binary value) that the $TC_ClockRatio$ can ever get.
TC_CRMin[2:0]	SIn	Minimum Clock ratio supported. This input sets the $TCBCONFIG_{CRMin}$ field. It defines the capabilities of the PIB module. This sets the lowes clock-ratio (highest binary value) that the $TC_ClockRatio$ can ever get.
TC_ClockRatio[2:0]	Out	Clock ratio. This is the software set clock-ratio in $TCBCONTROLB_{CR}$. The simple PIB shown in Figure 9-3 on page 50, would support only a $TC_ClockRatio$ value of "1:2".
TC_ProbeWidth[1:0]	SIn	This static input will set the $TCBCONFIG_{PW}$ field. If this interface is not driving a PIB module, but some chip-level TCB-like module, then this field should be set to 11 (reserved value for PW).

 Table 8-1 TCB TCtrace IF signals

Signal Name	Direction	Description		
TC_DataBits[2:0]	In	 interface module in each "cy If <i>TC_ClockRatio</i> indicates a multiplication in the Probe loc clock cycle. If <i>TC_ClockRatio</i> indicates a "cycle" is (Clock-ratio * 2) of equal to core clock cycle. For clock cycle. This input controls the down 	ies the number of bits picked up by the probe /cle". a clock-ratio higher than 1:2, i.e., clock ogic is used. The "cycle" is equal to each core a clock-ratio lower than or equal to 1:2. Then of the core clock cycle. for 1:2; "cycle" is or 1:4; "cycle" is equal to one half of core a-shifting amount and frequency of the col. The bit widths and the corresponding /n in the table below.	
TC_Valid	Out	This input might change as the value on <i>TC_ClockRatio[3:0]</i> change. This is asserted when a new TW is started on the <i>TC_Data[63:0]</i> signals. <i>TC_Valid</i> is only asserted when <i>TC_DataBits</i> is 100.		
TC_Stall	In	When asserted, an new TC_Valid in the following cycle is stalled. TC_Valid is still asserted, but the TC_Data value and TC_Valid is kept static, until the cycle after TC_Stall is sampled low. TC_Stall is only sampled in the cycle before a new TC_Valid cycle. And only when $TC_DataBits$ is 100, indicating full word of TC_Data .		
TC_Calibrate	Out	This signal is asserted when the $TCBCONTROLB_{Cal}$ bit is set. For a simple PIB which only serves one TCB, this pin can be ignored. For a multi-core capable PIB which also uses TC_Valid and TC_Stall , the PIB must start producing the calibration pattern when this signal is asserted. See Section 4.2, "TCBCONTROLB Register" on page 19 under the Cal bit in Table 4-4, for a definition of the calibration pattern.		
TC_Data[63:0]	Out	Trace word data. The value on this 64-bit interface is shifted down as indicated in <i>TC_DataBits</i> [2:0]. In the first cycle where a new TW is valid on all the bits and <i>TC_DataBits</i> [2:0] is 100, <i>TC_Valid</i> is also asserted.		
TC_ProbeTrigIn	In	Rising edge trigger input. The source should be the Probe Trigger input. The input is considered async. I.e., double registered in the TCB.		
TC_ProbeTrigOut	Out	Single cycle (relative to the "cycle" defined the description of <i>TC_DataBits</i>) high strobe, trigger output. The target is supposed to be the Probe's Trigger output.		
TC_ChipTrigIn	In	Rising edge trigger input. The source should be on-chip. The input is considered async. I.e., double registered in the TCB.		
TC_ChipTrigOut	Out	Single cycle (relative to core clock) high strobe, trigger output. The target is supposed to be an on-chip unit.		

Table 8-1 TCB TCtrace IF signals (Continued)

EJTAG Trace Control Block Specification, Revision 1.04

8.2 TC_Valid and TC_Stall timing

Figure 8-1 shows the timing relationship between *TC_Valid* and *TC_Stall*, and when *TC_Data* will change value depending on *TC_Stall*.




Figure 8-1 TC_Valid and TC_Stall timing

The stall/valid timing shown in Figure 8-1 is the same as is used in the PDtraceTM interface, between *PDI_StallSending* and *PDO_IamTracing*.

Probe IF

A trace system configured with a Probe is shown in Figure 1-2 on page 2.

Irrespective of the format that is being sent to external trace memory each cycle, the TCB sends out a number of bits via PIB on the Probe IF. The TCB must have some internal buffering that allows this type and rate of transmission.

9.1 Interface definition

The Probe IF can be implemented in a number of widths, allowing a trade-off between the number of pins used, and the available bandwidth for tracing. The ratio of the frequency on this interface to the CPU core clock frequency can also be configured, to give the maximum bandwidth possible. The signals are defined below.

Signal Name	Direction	Description	
TR_CLK	Out	Clock to the probe containing the external trace memory. This may be a double data-rate clock (DDR) and therefore both of its edges may be significant.	
TR_DATA[15:0]	Out	Data signals to external trace memory. These may be limited to the following set of possible widths: 4, 8, 16.	
TR_TRIGIN	In	Trigger Input. Rising edge trigger input.	
TR_TRIGOUT	Out	Trigger Output. Single cycle trigger output.	
TR_PROBE_N	In	Active Low Indicates that a probe is attached to the device. If this signal is inactive (high), the TR_ outputs can be disabled. It can also be used to control EJTAG signal routing if useful. This signal is optional on a PDtrace TM -compatible device, but required on all probes.	
TR_DM	Out	Debug mode: When asserted, indicates that the core has entered Debug Mode. In a multi-core chip, this output can be an AND or an OR or some other function of all the Debug-mode indications from each core. The actual function must be clearly specified in the multi-core chip documentation.	

Table 9-1 External Probe Interface signals

9.2 Probe Interface Block

The Probe Interface Block (PIB) is the module defined to be the on-chip link between the TCtrace IF and the Probe IF. A PIB can be more or less advanced, and capable in term of clock-multiplication/clock-division. This section will show three example implementations of a PIB.

9.2.1 Simple Probe Interface Block

Figure 9-1 shows the simplest implementation of a PIB. This PIB will support only a clock-ratio of 1:2. The number of TR_DATA pins can be 4, 8, or 16. In this example the maximum, i.e., 16 bits is shown. The 4 bit option may be impractical for some tracing options because does not provide sufficient bandwidth for the TCB to output trace data from the processor without back-stalling the processor pipeline. The PIB data pin width would have to be determined on a per application basis based on various trade-offs that are relevant for a specific user.




Figure 9-1 Simple Probe Interface Block

Table 9-2 shows the static control inputs to the TCB for the PIB in Figure 9-1.

Table 9-2 TCB Static Inputs for Simple PIB

Signal name Value		Description
TC_CRMax[2:0]	100	Maximum clock-ratio is 1:2.
<i>TC_CRMin[2:0]</i> 100		Minimum clock-ratio is 1:2.
TC_ProbeWidth[1:0] 10		All the data pins <i>TR_DATA[15:0]</i> are used in this chip.
<i>TC_DataBits[2:0]</i> 010		The PIB will pick-up the 16 <i>TC_Data[15:0]</i> bits each cycle. The other <i>TC_Data</i> bits are not used by this PIB. This informs the TCB to do down-shifting by 16 bits each cycle.

9.2.2 Probe Interface Block with Clock-Multiplier

When the core-clock frequency is below the data-rate that can be handled by the probe used for debugging, the PIB can be implemented with a clock-multiplier between the Core-clock and the output registers. This can decrease the need for dedicated *TR_DATA* pins and/or increase the bandwidth of the Probe IF.

If the multiplication factor is made programmable, then TC_CRMin and TC_CRMax will have different values. The $TC_DataBits$ value, will become a function of the $TC_ClockRatio$ output from the TCB. Figure 9-2 shows a PIB with a clock-multiplier capable of doing 1x, 2x, and 4x clock multiplication. Note that only one output buffer for the 8 $TC_DATA[7:0]$ pins is shown.




Figure 9-2 Probe Interface Block with Clock-multiplier

Table 9-3 shows the static control inputs to the TCB for the PIB in Figure 9-2.

Signal name Value		Description	
<i>TC_CRMax[2:0]</i> 010		Maximum clock-ratio is 2:1 (4x on clock-multiplier is $2x$ on TR_CLK).	
TC_CRMin[2:0]	100	Minimum clock-ratio is 1:2.	
TC_ProbeWidth[1:0] 01		Only the data pins <i>TR_DATA[7:0]</i> are used in this chip.	
TC_DataBits[2:0]	001	When $TC_ClockRatio$ is 1:2 (100). TCB will shift down the $TC_Data[63:0]$ with 8 bits for each Core-clock cycle.	
	010	When <i>TC_ClockRatio</i> is 1:1 (011). TCB will shift down the <i>TC_Data</i> [63:0] with 16 bits for each Core-clock cycle.	
	011	When <i>TC_ClockRatio</i> is 2:1 (010). TCB will shift down the <i>TC_Data</i> [63:0] with 32 bits for each Core-clock cycle.	

Table 9-3 TCB Static Inputs for Clock-multiplier PIB

9.2.3 Probe Interface Block with Clock-Divider

When a probe is not capable of capturing data at a data-rate equal to the Core-clock, then the PIB can divide down the TR_CLK. A PIB capable of Clock-division is shown in Figure 9-3. Note that this is very similar to the Simple PIB shown in Figure 9-1. The TCB is doing all the delay on the *TC_Data* pins, so there is no need to actually run the output registers slower than Core-clock. The Clock-divide is essentially just a counter which delays the inverted *TR_CLK* feedback, with one or more cycles. The Clock-divider can handle any of the defined divisions.




Figure 9-3 Probe Interface Block with Clock-divider

Table 9-4 shows the static control inputs to the TCB for the PIB shown in Figure 9-3.


Signal name Value		Description
TC_CRMax[2:0]	100	Maximum clock-ratio is 1:2.
TC_CRMin[2:0]	111	Minimum clock-ratio is 1:8.
TC_ProbeWidth[1:0]	10	All the data pins <i>TR_DATA[15:0]</i> are used in this chip.
TC_DataBits[2:0]		The PIB will pick-up the 16 <i>TC_Data[15:0]</i> bits each <i>TR_CLK</i> cycle.
	010	When the Clock-ratio is set lower then 1:2 in the TCB, the TCB will keep the <i>TC_Data</i> outputs constant for 2, 3 or 4 Core-clock cycles (for Clock-ratios of 1:4, 1:6 and 1:8).

9.3 DC Specifications

The signaling voltage on the interface is dependent on the technology used to implement the code, and is signaled to the probe using the VIO signal in the EJTAG interface. Therefore, the IO standard on the EJTAG and the PDtraceTM external memory interfaces shall use the same signaling voltages.

The output impedance of the drivers, and the impedance for signal traces on the board from the chip to the probe shall be 50R, +/- 10%.

9.4 AC Specifications



[1]: Int_Clk is the target (PIB) internal clock used to generate the TR_CLK and data outputs. It is shown only for reference.

Figure 9-4 Probe interface signal timing diagram

9.4.1 Required target AC timing specs

- Duty cycle: $(Tclk \ x \ 0.45) < Thi < (Tclk \ x \ 0.55)$
- Data valid period: Tvalid > (Tclk x 0.33)
- Tvalid is centered in each half-clock period of an ideal (50:50 mark/space ratio) TR_CLK.

At $TR_CLK = 133$ MHz, skew and jitter requirements are the same as DDR SDRAM (+/- 0.62ns w.r.t. clock edges) but centered about the edges. (DDR spec gives +0.75/-0.50).

The output frequency is related by a fixed ratio to the core clock frequency as specified by the $TCBCONTROLB_{CR}$ field. The core frequency must be clearly indicated in the target documentation.

9.4.2 Required Probe AC timing specs

All probes must be capable of operating in a range of 25MHz < Tclk < 50MHz. The range of Tclk frequencies that a probe is capable of must be clearly indicated in the probe documentation.

The data valid period is relative to Int_Clk , not TR_CLK , and so is independent of TR_CLK duty cycle. At high speeds, it is assumed that probes will only use the rising edges of TR_CLK to lock a PLL. At lower speeds, it may be possible to use the delayed edges of TR_CLK to latch data in a simple probe, as the overall margins will be larger.

9.4.3 Probe - Target Calibration

To enable probes to perform dynamic phase adjustment, a test pattern can be generated by the target, consisting of a fixed bit pattern that is rotated through the available data bits. This is controlled by the $TCBCONTROLB_{Cal}$ bit.

9.5 Connector

I

The connector used is a 38-pin AMP Mictor connector, part number AMP 2-0767004-2, as used by a number of logic analyzers.

Pin no.	Signal		
P III 110.	Sigilai	Pin no.	
1	Reserved	2	
3	TR_PROBE_N	4	
5	TR_CLK	6	
7	TR_DATA[15]	8	
9	TR_DATA[14]	10	
11	TR_DATA[13]	12	
13	TR_DATA[12]	14	
15	TR_DATA[11]	16	
17	TR_DATA[10]	18	
19	TR_DATA[9]	20	
21	TR_DATA[8]	22	
23	TR_DATA[7]	24	
25	TR_DATA[6]	26	
27	TR_DATA[5]	28	
29	TR_DATA[4]	30	
31	TR_DATA[3]	32	•
33	TR_DATA[2]	34	
35	TR_DATA[1]	36	
37	TR_DATA[0]	38	

Table 9-5 Mictor Connector Pin Out

The number of used TR_DATA pins is configurable for a target system. The $TCBCONFIG_{PW}$ field indicates the used number of outputs on the implementation of the TCB/PIB. Note that this needs to be hard-wired to the TCB from the PIB using the $TC_ProbeWidth$ signal.

Any probe must support all 16 data pins. There is no way to make the TCB/PIB use less data pins than what is already on the target chip.

All probes shall implement the PDtraceTM and EJTAG signals as specified. Target systems may optionally provide a 14-pin connector (as specified in the *EJTAG Specification* Ref [1]) in addition to the Mictor connector, in which case they should be effectively wired in parallel.

The additional TR_DM output, on pin 22, is an indication that the target processor-core has entered Debug Mode. This is an optional pin on any target, but all probes must have the input. In a multi-core trace environment, the TR_DM signal can be an implementation dependent function of the Debug-Mode indication from all the cores.

Reserved pins are reserved for future extentions.

For this revision of the spec.:

- Target systems must leave these pins un-connected.
- Probes should not test for any value on these pins.

9.6 Logic analyzer probing

The TR_PROBE_N pin is usually not accessible to logic analyzer probes, and tied high through a pull-up resistor. If the TR_PROBE_N pin is used in the chip, to tri-state all the $TR_$ outputs, it is recommended to add a jumper to force TR_PROBE_N active (low), through a smaller pull-down resistor. This will enable a logic analyzer to monitor the probe interface, without the need to drive TR_PROBE_N .

On-Chip Trace Memory

When trace memory is available on-chip, as shown in Figure 1-3 on page 2, the memory is typically of smaller size than if it were external. The assumption is that it is of some value to trace a smaller piece of the program.

With on-chip trace memory, the TCB can work in three possible modes:

- 1. Trace-From mode.
- 2. Trace-To mode.
- 3. Under Trigger unit control.

Software can select this mode using the $TCBCONTROLB_{TM}$ field. If one or more trigger control registers (TCBTRIGx) are implemented, and they are using Start, End, or Center triggers, then the trace mode in $TCBCONTROLB_{TM}$ should be set to Trace-To mode.

10.1 On-Chip Trace Memory size

The supported On-chip trace memory size is 256 byte to 8 Mbytes, defined as powers of 2. The actual size is set in the $TCBCONFIG_{SZ}$ field.

10.2 Trace-From Mode

In the Trace-From mode, tracing begins when the processor enters in to a processor mode/ASID value which is defined to be traced or when an EJTAG hardware breakpoint trace trigger turns on tracing. Trace collection is stopped when the buffer is full. The TCB then signals buffer full using $TCBCONTROLB_{BF}$. When external software, polling this register, finds the $TCBCONTROLB_{BF}$ bit set, it can then read out the internal trace memory. Saving the trace into the internal buffer will re-commence again only when the $TCBCONTROLB_{BF}$ bit is reset and if the core is sending valid trace data (i.e., $PDO_IamTracing$ not equal 0).

10.3 Trace-To Mode

In the Trace-To mode, the TCB keeps writing into the internal trace memory, wrapping over and overwriting the oldest information, until the processor is reaches an end of trace condition. End of trace is reached by leaving the processor mode/ASID value which is trace, or when an EJTAG hardware breakpoint trace trigger turns tracing off. At this point, the on-chip trace buffer is then dumped out in a manner similar to that described above in Section 10.2, "Trace-From Mode".

References

- EJTAG Specification Revision 2.60 MD00047 MIPS Technologies, Inc.
- PDtraceTM Interface Specification Revision 2.06 MD00136 MIPS Technologies, Inc.

Revision History

Revision	Date	Who	Who Description	
01.00		FT Initial release		
			Changes this revision.	
		FT	 Added a new Chapter 6, "PDtraceTM Interface,". (pushed the following chapters down one number). 	
			• Clarified the purpose of <i>TCBCONTROLA</i> in Section 4.1, "TCBCONTROLA Register" on page 16. Special attention to the On field.	
			 Updated the description of the <i>TCBCONTROLB</i>_{WR} bit in Section 4.2, "TCBCONTROLB Register" on page 19 	
01.01	August 28, 2001		 Clarified/Updated the description of the <i>TCBCONTROLB</i>_{EN} bit in Section 4.2, "TCBCONTROLB Register" on page 19. 	
01.01	August 28, 2001	1.1	• Added sub-section heading in Chapter 2, "Trace Message Format,".	
			 Added PDO_StallSending as a common signal for multi-pipeline tracing in Section 2.2, "Multi-Pipe Tracing Formats" on page 6. 	
			• Re-arranged Table 3-2 on page 10, to go left-right and not top down.	
			• Modified reset value of <i>TCBCONTROLB</i> _{CR} to 100.	
			• Added compliance column to Table 4-2 on page 15.	
			• Modified all register field references to be <i>REGISTER</i> _{FIELD} .	
			• Renamed the AB field in TCBCONTROLA to TB.	
01.02	September 18, 2001	FT	Declassified document.	
01.03	November 28, 2001	FT	 Renamed TR_PROBE to TR_PROBE_N. Changed explanation to define it as an active low pin. 	
		RT/FT	 Added complete description of Trace Formats and Trace Words. Old chapter 2 replaced by chapters 2 and 3. All following chapters bumped one number. 	
01.04			 Modified NC (No Connect) pins on Trace Connector to Reserved in Section 9.5, "Connector" on page 52. 	
	March 21, 2002		 Small clarification on TC_CRMax and TC_CRMin input values in Table 8-1 on page 43. 	
			 Removed the TCBTRIGx field CTATrg and the register TCBPDCH since they were incompletely defined. 	
			• In the TCBTRIGx register, bits 1619 and 710 have been redefined as Reserved and now only bits 2022 and 1113 are implementation dependent.	
			Change name "Trigger About" to "Trigger Center".	

Table B-1	Revision	History
-----------	----------	---------

EJTAG Trace Control Block Specification, Revision 1.04