

EC™ Interface Specification

Document Number: MD00052 Revision 1.06 January 26, 2006

MIPS Technologies, Inc. 1225 Charleston Road Mountain View, CA 94043-1353

Copyright © 2000-2002 MIPS Technologies Inc. All rights reserved.

Copyright © 2000-2002 MIPS Technologies, Inc. All rights reserved.

Unpublished rights (if any) reserved under the copyright laws of the United States of America and other countries.

This document contains information that is proprietary to MIPS Technologies, Inc. ("MIPS Technologies"). Any copying, reproducing, modifying or use of this information (in whole or in part) that is not expressly permitted in writing by MIPS Technologies or an authorized third party is strictly prohibited. At a minimum, this information is protected under unfair competition and copyright laws. Violations thereof may result in criminal penalties and fines.

Any document provided in source format (i.e., in a modifiable form such as in FrameMaker or Microsoft Word format) is subject to use and distribution restrictions that are independent of and supplemental to any and all confidentiality restrictions. UNDER NO CIRCUMSTANCES MAY A DOCUMENT PROVIDED IN SOURCE FORMAT BE DISTRIBUTED TO A THIRD PARTY IN SOURCE FORMAT WITHOUT THE EXPRESS WRITTEN PERMISSION OF MIPS TECHNOLOGIES, INC.

MIPS Technologies reserves the right to change the information contained in this document to improve function, design or otherwise. MIPS Technologies does not assume any liability arising out of the application or use of this information, or of any error or omission in such information. Any warranties, whether express, statutory, implied or otherwise, including but not limited to the implied warranties of merchantability or fitness for a particular purpose, are excluded. Except as expressly provided in any written license agreement from MIPS Technologies or an authorized third party, the furnishing of this document does not give recipient any license to any intellectual property rights, including any patent rights, that cover the information in this document.

The information contained in this document shall not be exported, reexported, transferred, or released, directly or indirectly, in violation of the law of any country or international law, regulation, treaty, Executive Order, statute, amendments or supplements thereto. Should a conflict arise regarding the export, reexport, transfer, or release of the information contained in this document, the laws of the United States of America shall be the governing law.

The information contained in this document constitutes one or more of the following: commercial computer software, commercial computer software documentation or other commercial items. If the user of this information, or any related documentation of any kind, including related technical data or manuals, is an agency, department, or other entity of the United States government ("Government"), the use, duplication, reproduction, release, modification, disclosure, or transfer of this information, or any related documentation of any kind, is restricted in accordance with Federal Acquisition Regulation 12.212 for civilian agencies and Defense Federal Acquisition Regulation Supplement 227.7202 for military agencies. The use of this information by the Government is further restricted in accordance with the terms of the license agreement(s) and/or applicable contract terms and conditions covering this information from MIPS Technologies or an authorized third party.

MIPS I, MIPS II, MIPS II, MIPS IV, MIPS V, MIPS-3D, MIPS16, MIPS16e, MIPS32, MIPS64, MIPS-Based, MIPSsim, MIPSpro, MIPS Technologies logo, MIPS-VERIFIED, MIPS-VERIFIED logo, 4K, 4Kc, 4Km, 4Kp, 4KE, 4KEc, 4KEm, 4KEp, 4KS, 4KSc, 4KSd, M4K, 5K, 5Kc, 5Kf, 24K, 24Kc, 24Kf, 24KE, 24KEc, 24KEf, 34K, 34Kc, 34Kf, 74K, 74Kc, 74Kf, 1004Kc, 1004Kc, 1004Kf, R3000, R4000, R5000, ASMACRO, Atlas, "At the core of the user experience.", BusBridge, Bus Navigator, CLAM, CorExtend, CoreFPGA, CoreLV, EC, FPGA View, FS2, FS2 FIRST SILICON SOLUTIONS logo, FS2 NAVIGATOR, HyperDebug, HyperJTAG, JALGO, Logic Navigator, Malta, MDMX, MED, MGB, OCI, PDtrace, the Pipeline, Pro Series, SEAD, SEAD-2, SmartMIPS, SOC-it, System Navigator, and YAMON are trademarks or registered trademarks of MIPS Technologies, Inc. in the United States and other countries.

All other trademarks referred to herein are the property of their respective owners.

Template: nB1.03, Built with tags: 2B

Contents


Chapter 1: Introduction	5
1.1: Features	5
1.2: Basic Operation	6
Chapter 2: Signal List	9
Chapter 3: Timing Diagrams	.13
3.1: Single Read Transactions	. 13
3.2: Single Write Transactions	. 15
3.3: Back-to-back Read Transactions	. 17
3.4: Back-to-back Write Transactions	
3.5: Read Transaction Followed by a Write Transaction	. 19
3.6: Write Transaction Followed by a Read Transaction	. 21
3.7: Burst Transactions	. 23
Chapter 4: External Write Buffers	. 29
Appendix A: Endianess	. 31
Appendix B: Lower Address Bit Generation	. 35
Appendix C: Revision History	. 36

Chapter 1

Introduction

This document describes the ECTM interface designed for microprocessor cores. All MIPS® cores that implement the EC interface comply to this specification. Implementation-specific details can be found in the documentation accompanying the core.

Use the EC interface to attach memory controllers, memory-mapped I/Os, etc. A bus controller must be included in cases where multiple slaves connect to the EC interface. Figure 1-1 shows an example of the EC interface placement within a system.



1.1 Features

The EC interface has the following features:

- 32 or 64-bit data buses
- 36-bit addressing
- Separate read and write data buses
- All signals are unidirectional—no bidirectional or 3-state buses
- Fully registered, synchronous interface to the master
- Separate read and write bus error indications
- Separate address and data phases allow pipelining on the interface
- No limit on the number of outstanding transactions

- Number of outstanding transactions can be limited by the slave
- Support for variable burst length
- Sequential or sub-block ordering burst address sequences
- Indication of first and last address phase of a burst
- Request for emptying external write buffers and indication of external write buffers being empty
- Byte enable indication
- Indication of instruction read (fetch)
- Address and data phases can complete the same cycle they are initiated (zero wait states)
- No limit on the number of wait states in address and data phases
- Independent read and write data phases. A read transaction can overtake a write transaction and vice versa.
- Only one master and one slave

1.2 Basic Operation

All inputs to the master are sampled at the rising edge of *Clock*. Furthermore, the outputs from the master change with respect to a rising edge of *Clock*.

The EC interface does not include a signal to indicate reset. Therefore, to reset the EC interface, reset the master and the slave simultaneously. Whenever the EC interface is reset, all transactions are aborted, and the bus returns to the idle state. *EB_ARdy, EB_AValid, EB_WDRdy, EB_RdVal, EB_Burst, EB_BFirst, EB_BLast, EB_RBErr*, and *EB_WBErr* must be driven inactive during reset.

Each transaction on the EC interface has an *address phase* and a *data phase*, each of which can have a number of wait states.

A wait state in the address phase is named an *address wait state* and is defined as a clock cycle where *EB_AValid* is asserted and *EB_ARdy* was sampled deasserted in the beginning of the cycle.

An address phase begins in the clock cycle where the master asserts *EB_AValid*. An address phase ends on the positive clock edge following an asserted sample of *EB_ARdy*. For maximum speed (no address wait states), *EB_ARdy* has to be sampled asserted on the positive clock edge preceding the beginning of the address phase. During an address phase, all signals driven by the master are unchanged and stable (except from the write data bus, *EB_WData*).

Due to the separate read and write data buses, two types of data phases exist: the read data phase and the write data phase.

A wait state in a data phase is named a *data wait state*. It is defined as a clock cycle where the corresponding address phase has been started (and possibly ended) and:

- For a write data phase, *EB_WDRdy* is sampled deasserted at the beginning of the cycle
- For a read data phase, *EB_RdVal* is sampled deasserted at the end of the cycle

A read data phase begins in the clock cycle where the master starts the corresponding read address phase. However, if there are outstanding read data phases when the read address phase begins, the corresponding read data phase does not start until all of the preceding read data phases have ended. The read data phase ends at the positive clock edge where *EB_RdVal* is sampled asserted. It cannot end earlier than when the corresponding address phase ends.

A write data phase begins in the clock cycle where the master starts the corresponding write address phase. However, if there are outstanding write data phases when the write address phase begins, the corresponding write data phase does not start until all of the preceding write data phases have ended. The write data phase ends at the positive clock edge following the positive clock edge where *EB_WDRdy* is sampled asserted. For maximum speed (no data wait states), *EB_WDRdy* must be asserted on the positive clock edge preceding the beginning of the corresponding address phase. It cannot end earlier than the corresponding address phase ends.

From these definitions, for a given transaction the number of data wait states must be greater than or equal to the number of address wait states.

Introduction

Chapter 2

Signal List

This chapter describes all ECTM interface signals. Table 2.1 defines signal directions, and Table 2.2 describes each signal, in alphabetical order.

Dir	Description
Ι	Input to the master. Unless otherwise noted, input sig- nals are sampled on the rising edge of the appropriate CLK signal.
0	Output from the master. Unless otherwise noted, output signals are driven on the rising edge of the appropriate CLK signal.
SI	Static input to the master. These signals are normally tied to either power or ground and should not change state while RESET is deasserted.

Table 2.1 Signal Direction Key

Signal Name	Dir	Description
EB_A[35:2]	0	Address bus. Only valid when <i>EB_AValid</i> is asserted. Note that only EB_A[35:3] address lines are used in 64-bit implementations.
EB_ARdy	Ι	Assertion of this signal indicates whether the slave is ready for a new address. The master does not complete the address phase until the clock cycle after <i>EB_ARdy</i> is sampled asserted.
EB_AValid	0	Assertion of this signal indicates that the values on the address bus and access type lines are valid (signifying an address phase is ongoing). <i>EB_AValid</i> is always valid and cannot be deasserted between address phases within a burst.

Signal Name	Dir	Description							
EB_BE[3:0] EB_BE[7:4] ¹	0	the data phase corre- asserted, the associa while <i>EB_AValid</i> is During bursts all lin During single transa the default ones liste	sponding to the curre ted byte is being rea asserted. es must be asserted. actions, if the master ed in the two tables	a or <i>EB_WData</i> buses ent address phase. If an d or written. <i>EB_BE</i> 1 supports <i>EB_BE</i> pat below, it must have an he default patterns onl	h <i>EB_BE</i> signal is ines are only valid tterns other than input signal that				
		Byte enables	supported by def	ault in 64-bit imple	ementations				
		00000001	00000010	00000100	00001000				
		00010000	00100000	01000000	1000000				
		11000000	00110000	00001100	00000011				
		11100000	01110000	00001110	00000111				
		11110000	00001111	11111000	00011111				
		11111100	00111111	11111110	01111111				
		11111111							
		Byte enables	supported by def	d by default in 32-bit implementations					
		0001	0010	0100	1000				
		1100	0011	0111	1110				
		1111							
EB_BFirst	0	Assertion of this sig burst. <i>EB_BFirst</i> is		lress phase is the first	address phase of a				
EB_BLast	0	burst. Note that the	time for assertion of	dress phase is the last is EB_BLast is determ EB_BLast is always	ined by use of				
EB_BLen[1:0]	0	<i>EB_BLen</i> [1:0] indi This signal is an imp		ber of address/data pr c static output.	ases) of the burst.				
			EB_BLength[1:0]	Burst Length					
			0	reserved					
			1	4					
			2	8					
			3	reserved					
EB_Burst	0	Assertion of this sig or a write burst. <i>EB</i>		e current address phase lid.	e is for a cache fill				
EB_EWBE	I	Indicates that the external write buffers are empty. When this signal is deas- serted because of a write from the core, it must be deasserted in the same cycle that the write is accepted (one cycle after the corresponding <i>EB_WDRdy</i> is asserted). See "External Write Buffers" on page 29 for more details.							
EB_Instr	0	Assertion of this signal indicates that the address is for an instruction fetch as opposed to a data read. <i>EB_Instr</i> is only valid when <i>EB_AValid</i> is asserted.							

Table 2.2 EC Interface Signals (Continued)

Table 2.2 EC Interface Signals (Continued)

Signal Name	Dir	Description					
EB_RBErr	I	Bus error indicator for read transactions. <i>EB_RBErr</i> is always valid. Only assert it in the same cycle that the corresponding <i>EB_RdVal</i> is asserted.					
EB_RData[31:0] EB_RData[63:32]a	I	Read data bus. Valid at the end of a read data phase (on the rising clock edge where <i>EB_RdVal</i> is sampled asserted).					
EB_RdVal	I	Assertion of this signal indicates that the slave is driving read data on EB_RData (it ends a read data phase). $EB_RdVa/$ must always be valid. $EB_RdVa/$ must never be asserted until after the corresponding EB_ARdy is sampled asserted.					
EB_SBlock	SI	When this signal is asserted, sub-block ordering is used for addressing burs. When this signal is deasserted, sequential addressing is used. See 3.7 "Bur Transactions" on page 23 for details.					
EB_WBErr	I	Bus error indicator for write transactions. <i>EB_WBErr</i> is always valid. Only assert it in the cycle following an asserted sample of the corresponding <i>EB_WDRdy</i> .					
EB_WData[31:0] EB_WData[63:32]a	0	Write data bus. Kept unchanged and stable during a write data phase until the write data phase ends (the positive clock edge following an asserted sample of <i>EB_WDRdy</i>).					
EB_WDRdy	I	Assertion of this signal indicates that the slave is ready to process a write; it ends a write data phase and the <i>EB_WData</i> can change after the positive clock edge that follows the positive clock edge where <i>EB_WDRdy</i> is sampled asserted. <i>EB_WDRdy</i> is not sampled until the rising edge where the corresponding <i>EB_ARdy</i> is sampled asserted.					
EB_Write	0	Assertion of this signal indicates that the address phase is for a write. Deassertion of this signal indicates that the address phase is for a read. This signal is only valid when <i>EB_AValid</i> is asserted.					
EB_WWBE	0	Assertion of this signal indicates that the master is waiting for external write buffers to empty. <i>EB_WWBE</i> can be asserted when <i>EB_EWBE</i> is asserted, but if <i>EB_EWBE</i> is deasserted and <i>EB_WWBE</i> is asserted, <i>EB_EWBE</i> must be asserted eventually. See "External Write Buffers" on page 29 for more details.					

1. Optional. Only used in 64-bit implementations.

Signal List

Chapter 3

Timing Diagrams

This chapter provides examples of typical EC interface timing.

3.1 Single Read Transactions

Figure 3-1 shows the basic timing relationships between signals during a simple (fastest) read transaction. When the master is ready to begin a bus transaction (cycle 3), the address is driven on *EB_A*, the associated control information is driven on *EB_Instr, EB_Burst, EB_BFirst, EB_BLast, EB_BLen, EB_Write*, and *EB_BE*, and *EB_AValid* is asserted. On the same rising clock edge that these signals are driven out (end of cycle 2), the *EB_ARdy* signal state is sampled. If *EB_ARdy* is sampled deasserted, the master maintains the transaction values on the previously mentioned signals. The master continues driving valid and stable values on these interface signals until the rising clock edge following the one that the *EB_ARdy* signal is sampled asserted.

Starting in the same cycle as the read transaction is initiated, the master samples *EB_RdVal*, *EB_RData*, and *EB_RBErr*. These signals are sampled on each rising clock edge until the *EB_RdVal* signal is sampled asserted. The data values sampled with this asserted *EB_RdVal* are considered valid. However, if *EB_RBErr* was sampled asserted in same cycle, the transaction is considered failed.

Note that the data phase cannot end earlier than the corresponding address phase. *EB_ARdy* must be sampled asserted at least one clock cycle before the corresponding *EB_RdVal* is sampled asserted.




Figure 3-1 Fastest Single Read Transaction Timing

Figure 3-2 shows an example of a read transaction with three wait states in the data phase (indicated by the deassertion of *EB_RdVal* for three clock cycles). *EB_RdVal* is sampled deasserted on the rising edges at the beginning of cycles 4, 5, and 6 and then is asserted on cycle 7.




Figure 3-2 Single Read Transaction Timing (3 Data Wait States)

3.2 Single Write Transactions

Figure 3-3 shows a zero wait state (fastest) write transaction. Like the read transaction when a write request is issued (cycle 3), the address and control information for the transaction are driven on *EB_A*, *EB_Instr*, *EB_Burst*, *EB_BFirst*, *EB_BLast*, *EB_BLen*, *EB_Write*, and *EB_BE*. These signals remain unchanged until the rising clock edge after the *EB_ARdy* signal is sampled asserted.

The write data is driven on the write data bus, *EB_WData*, in same cycle as the address is driven on *EB_A*. The write data is held on the bus until the rising clock edge after *EB_WDRdy* is sampled asserted.

EB_WBErr is sampled on the first rising clock edge after the rising clock edge that *EB_WDRdy* is sampled asserted. If *EB_WBErr* is asserted at this time, the bus transaction is considered failed.

Note that the data phase cannot end earlier than the corresponding address phase. *EB_WDRdy* must be sampled asserted on the same clock edge or later than the clock edge where the corresponding *EB_ARdy* is sampled asserted.




Figure 3-3 Fastest Single Write Transaction Timing

Figure 3-4 shows an example of a write transaction with four data wait states, indicated by the deassertion of the *EB_WDRdy* signal. *EB_WDRdy* is deasserted for four clock cycles and then asserted. Note that the address phase is prolonged by one clock cycle because *EB_ARdy* is deasserted for one clock cycle (sampled deasserted at the end of cycle 2).




Figure 3-4 Single Write Transaction Timing (1 Address Wait State and 4 Data Wait States)

3.3 Back-to-back Read Transactions

Figure 3-5 shows an example of two consecutive read transactions, which shows the ability to pipeline read addresses independent of data wait states. The pipeline depth is implementation specific. Through manipulation of the *EB_ARdy* signal, the slave can limit the depth of the address pipelining.




Figure 3-5 Back-to-back Read Transaction Timing

3.4 Back-to-back Write Transactions

Figure 3-6 shows an example of two consecutive write transactions. Similar to the read transactions, pipelining of write addresses can occur regardless of data wait states.




Figure 3-6 Back-to-back Write Transaction Timing

3.5 Read Transaction Followed by a Write Transaction

Figure 3-7 shows the relationship between a read transaction and a subsequent write transaction. A write transaction following a read transaction behaves as described for the single write transaction. Completion of these transactions out of order is allowed.




Figure 3-7 Read Transaction Followed by a Write Transaction

Figure 3-8 shows an example of a read transaction followed by a write transaction where the write transaction is completed prior to the read transaction (out of order).




Figure 3-8 Read Transaction Followed by a Write Transaction with Reordering

3.6 Write Transaction Followed by a Read Transaction

Figure 3-9 shows an example of a write transaction followed by a read. As in the case of a write following a read, a read transaction following a write transaction is not affected by the behavior of the write transaction. Completion of these transactions out of order is allowed.




Figure 3-9 Write Transaction Followed by a Read Transaction

Figure 3-10 shows an example of a write transaction followed by a read transaction where the read transaction is completed prior to the write transaction (out of order).




Figure 3-10 Write Transaction Followed by a Read Transaction with Reordering

3.7 Burst Transactions

A burst transaction initiates the transfer of multiple related transfers. Read bursts are used to read data to be placed in the instruction or data cache. Write bursts are used to empty the contents of the write buffers.

Note that initiated bursts are always completed. The burst transaction cannot be aborted before reaching the burst beat count (indicated by *EB_BLen*) except in the case where the EC interface is reset.

EB_Burst is asserted during the entire burst address sequence. *EB_BFirst* is driven asserted during the first address phase of the burst and is deasserted with each of the remaining address phases. *EB_BLast* is driven asserted during the

last address phase and is deasserted with all prior address phases. Apart from *EB_Burst*, *EB_BFirst*, and *EB_BLast* behavior, and the deterministic address sequence, the multiple transfers of a burst transaction behave like that of back-to-back single transactions, which simplifies interfacing to systems that do not support burst transactions. *EB_ARdy* and *EB_WDRdy* or *EB_RdVal* are signalled for each transfer within the burst and can be deasserted in the middle of a burst. Note that it is possible, in the presence of data wait states, for all of the burst address phases to complete before the first data phase of the burst (or even of a preceding transaction) has completed. If this behavior is undesirable, *EB_ARdy* can be used to control the pace at which the addresses are transferred.

Note that *EB_AValid* cannot be deasserted between address phases within a burst and that all bits in *EB_BE* must be asserted in all address phases within a burst.

Figure 3-11 shows an example of a read burst transaction. *EB_BLen* indicates the length of the burst (see "Signal List" on page 9 for further information on *EB_BLen*). The data requested is always an aligned block according to the *EB_BLen* signal. The order of the words within the block varies depending on which word in the block is being requested and the value of *EB_SBlock* (see Table 3.1 through Table 3.4 for further information on the refill scheme).




Figure 3-11 Burst Read Transaction Timing

Table 3.1 through Table 3.4 show the possible sequences for the least significant address bits during a burst. Note that addresses within a write burst will always be sequential and ascending matching the first rows in the following tables.

Table 3.1 Burst Order for Sequential Ordering (4 Beat Bursts)

Req Word (DWord ¹) Address	EB_A[3:2] (EB_4	\[4:3]) Seq	uence
0	0	1	2	3

Req Word (DWord ¹) Address	EB_A[3:2] (EB_#	\[4:3]) Seq	luence
1	1	2	3	0
2	2	3	0	1
3	3	0	1	2

Table 3.1 Burst Order for Sequential Ordering (4 Beat Bursts)

1. Optional. Only used in 64-bit implementations.

Table 3.2 Burst Order for Sub-block Ordering (4 Beat Bursts)

Req Word (DWord ¹) Address	EB_A[3:2] (EB_#	\[4:3]) Seq	juence
0	0	1	2	3
1	1	0	3	2
2	2	3	0	1
3	3	2	1	0

1. Optional. Only used in 64-bit implementations.

Table 3.3 Burst Order for Sequential Ordering (8 Beat Bursts)

Req Word (DWord ¹) Address	EB_A[4:2] (EB_A[5:3]) Sequence									
0	0	1	2	3	4	5	6	7		
1	1	2	3	4	5	6	7	0		
2	2	3	4	5	6	7	0	1		
3	3	4	5	6	7	0	1	2		
4	4	5	6	7	0	1	2	3		
5	5	6	7	0	1	2	3	4		
6	6	7	0	1	2	3	4	5		
7	7	0	1	2	3	4	5	6		

1. Optional. Only used in 64-bit implementations.

Req Word (DWord ¹) Address	EB_A[4:2] (EB_A[5:3]) Sequence								
0	0	1	2	3	4	5	6	7	
1	1	0	3	2	5	4	7	6	
2	2	3	0	1	6	7	4	5	
3	3	2	1	0	7	6	5	4	
4	4	5	6	7	0	1	2	3	
5	5	4	7	6	1	0	3	2	
6	6	7	4	5	2	3	0	1	
7	7	6	5	4	3	2	1	0	

Table 3.4 Burst Order for Sub-block Ordering (8 Beat Bursts)

1. Optional. Only used in 64-bit implementations.

Figure 3-12 shows a burst write. Burst write transactions are used to empty write buffers. Write burst addresses always start at the lowest address of an address block according to the *EB_BLen* indication.

Note that like single transactions, burst read and write transactions can complete out of order. Burst reads can overtake burst writes and vice versa.




Figure 3-12 Burst Write Transaction Timing

Chapter 4

External Write Buffers

External write buffers are commonly used to increase bus efficiency and system performance. The EC interface supports write buffers with a simple, two-signal protocol that allows bus masters to have some control over external write buffers: the master asserts *EB_WWBE* to signal that it is waiting for *EB_EWBE* (External Write Buffers Empty) to be asserted, and also uses the *EB_EWBE* signal to ensure that all pending writes have completed before beginning a new transaction.

The *EB_WWBE/EB_EWBE* interface can be used to enhance synchronization by forcing the flush of the external write buffers. This is a system/SW design issue concerning the system's behavior when a synchronizing instruction is executed. In some systems, *EB_WWBE* can be left unconnected while *EB_EWBE* is tied HIGH.

If no external write buffers exist, tie *EB_EWBE* HIGH. If synchronization in a system does not require the write buffers to flush, tie *EB_EWBE* HIGH and leave *EB_WWBE* unconnected for maximum system performance.

Note that *EB_WWBE* is not used to ensure coherency. If a write transaction is to the external write buffer, the master can generate a read request to the given address without asserting *EB_WWBE* (because the master has no knowledge of the external write buffers). Therefore, any write buffers in the system must maintain coherency with reads. *EB_WWBE* is not needed in all systems. If the external write buffers always will empty in time, there is no need. However, if the external write buffers will not empty unless they are forced, *EB_WWBE* can be used as an indication of when to force the flush.

Figure 4-1 and Figure 4-2 show texamples of *EB_EWBE* signalling. When there are no wait states on the write transactions (Figure 4-1), *EB_EWBE* must be deasserted when *EB_AValid* and *EB_Write* are asserted, or when the external write buffer is non-empty due to previous write transactions. In Figure 4-1, *EB_EWBE* is asserted in cycle 7 because no writes are received and the external write buffers are empty.

In Figure 4-2, two wait states are inserted in the data phase. *EB_EWBE* is deasserted one cycle after the assertion of *EB_WDRdy*. In the example, *EB_WDRdy* is asserted due to acceptance of a new write transaction, and *EB_EWBE* is deasserted in cycle 5 as *EB_WDRdy* was asserted in cycle 4. In Figure 4-2, *EB_EWBE* is asserted in cycle 8 because no writes are received and the external write buffers are empty.

Note that the number of cycles where *EB_EWBE* is deassserted will depend on the particular implementation of the external write buffers.





Figure 4-1 Example EB_EWBE Signalling - No Address/Data Wait States





Endianess

The EC interface does not have a signal that indicates big- or little-endian operation. If the slave requires this information, for example, to generate the lower address bits that are not supplied with the EC interface, consult the documentation in the core deliverables for the correct method.

To help understand the use of endianess, Table A.1 and Table A.2 show some cases of how stores appear on the EC interface in big-endian and little-endian modes in a 32-bit and a 64-bit implementation of the EC interface.

	Internal	Big-endian			endian
	Addr[1:0]	EB_D[31:0]	EB_D[31:0] EB_BE[3:0]		EB_BE[3:0]
lui t0, 0x789a ori t0, t0, 0xbcde	2	<u>.</u>	<u> </u>	<u>.</u>	
sb t0, 0x0(r0)	0	0xdeXXXXXX	1000	0xXXXXXXde	0001
sb t0, 0x1(r0)	1	0xXXdeXXXX	0100	0xXXXXdeXX	0010
sb t0, 0x2(r0)	2	0xXXXXdeXX	0010	0xXXdeXXXX	0100
sb t0, 0x3(r0)	3	0xXXXXXXde	0001	0xdeXXXXXX	1000
sh t0, 0x0(r0)	0	0xbcdeXXXX	1100	0xXXXXbcde	0011
sh t0, 0x2(r0)	2	0xXXXXbcde	0011	0xbcdeXXXX	1100
swl t0, 0x1(r0)	1	0xXX789abc	0111	0xXXXX789a	0011
swl t0, 0x2(r0)	2	0xXXXX789a	0011	0xXX789abc	0111
swr t0, 0x1(r0)	1	0xbcdeXXXX	1100	0x9abcdeXX	1110
swr t0, 0x2(r0)	2	0x9abcdeXX	1110	0xbcdeXXXX	1100
sw t0, 0x0(r0)	0	0x789abcde	1111	0x789abcde	1111

Table A.1 Endian Examples, 32-bit Implementation

	Internal Addr[2:0]	Big-endian		Little-endian	
		EB_D[63:0]	EB_BE [7:0]	EB_D[63:0]	EB_BE [7:0]
lui t0, 0x0123 ori t0, t0, 0x456 dsll t0, t0, 16 ori t0, t0, 0x89a dsll t0, t0, 16 ori t0, t0, 0xcde	b				
sb t0, 0x0(r0)	0	0xefXXXXXXXXXXXXXXXX	10000000	0xXXXXXXXXXXXXXXX	00000001
sb t0, 0x1(r0)	1	0xXXefXXXXXXXXXXXXX	01000000	0xXXXXXXXXXXXXXXefXX	00000010
sb t0, 0x2(r0)	2	0xXXXXefXXXXXXXXXX	00100000	0xXXXXXXXXXXefXXXX	00000100
sb t0, 0x3(r0)	3	0xXXXXXXefXXXXXXX	00010000	0xXXXXXXXXefXXXXXX	00001000
sb t0, 0x4(r0)	4	0xXXXXXXXXefXXXXXX	00001000	0xXXXXXXefXXXXXXX	00010000
sb t0, 0x5(r0)	5	0xXXXXXXXXXXefXXXX	00000100	0xXXXXefXXXXXXXXXX	00100000
sb t0, 0x6(r0)	6	0xXXXXXXXXXXXXXXefXX	00000010	0xXXefXXXXXXXXXXXXX	01000000
sb t0, 0x7(r0)	7	0xXXXXXXXXXXXXXXX	00000001	0xefXXXXXXXXXXXXXXXX	1000000
sh t0, 0x0(r0)	0	0xcdefXXXXXXXXXXXXX	11000000	0xXXXXXXXXXXXXXCdef	00000011
sh t0, 0x2(r0)	2	0xXXXXcdefXXXXXXXX	00110000	0xXXXXXXXXCdefXXXX	00001100
sh t0, 0x4(r0)	4	0xXXXXXXXXCdefXXXX	00001100	0xXXXXcdefXXXXXXXX	00110000
sh t0, 0x6(r0)	6	0xXXXXXXXXXXXXXCdef	00000011	0xcdefXXXXXXXXXXXXX	11000000
swl t0, 0x1(r0)	1	0xXX89abcdXXXXXXXX	01110000	0xXXXXXXXXXXXX89ab	00000011
swl t0, 0x2(r0)	2	0xXXXX89abXXXXXXXX	00110000	0xXXXXXXXXX89abcd	00000111
swl t0, 0x5(r0)	5	0xXXXXXXXXX89abcd	00000111	0xXXXX89abXXXXXXXX	00110000
swl t0, 0x6(r0)	6	0xXXXXXXXXXXX89ab	00000011	0xXX89abcdXXXXXXXX	01110000
swr t0, 0x1(r0)	1	0xcdefXXXXXXXXXXXXX	11000000	0xXXXXXXXXabcdefXX	00001110
swr t0, 0x2(r0)	2	0xabcdefXXXXXXXXXX	11100000	0xXXXXXXXXCdefXXXX	00001100
swr t0, 0x5(r0)	5	0xXXXXXXXXCdefXXXX	00001100	0xabcdefXXXXXXXXXX	11100000
swr t0, 0x6(r0)	6	0xXXXXXXXXabcdefXX	00001110	0xcdefXXXXXXXXXXXXX	11000000
sw t0, 0x0(r0)	0	0x89abcdefXXXXXXXX	11110000	0xXXXXXXXX89abcdef	00001111
sw t0, 0x4(r0)	4	0xXXXXXXXX89abcdef	00001111	0x89abcdefXXXXXXXX	11110000
sdl t0, 0x1(r0)	1	0xXX0123456789abcd	01111111	0xXXXXXXXXXXXXXX123	00000011
sdl t0, 0x2(r0)	2	0xXXXX0123456789ab	00111111	0xXXXXXXXXXX012345	00000111
sdl t0, 0x3(r0)	3	0xXXXXXX0123456789	00011111	0xXXXXXXXX01234567	00001111

Table A.2 Endian Examples, 64-bit Implementation

		Big-endian		Little-endian	
	Internal Addr[2:0]	EB_D[63:0]	EB_BE [7:0]	EB_D[63:0]	EB_BE [7:0]
sdl t0, 0x4(r0)	4	0xXXXXXXXX01234567	00001111	0xXXXXXX0123456789	00011111
sdl t0, 0x5(r0)	5	0xXXXXXXXXXX012345	00000111	0xXXXX0123456789ab	00111111
sdl t0, 0x6(r0)	6	0xXXXXXXXXXXXXXX0123	00000011	0xXX0123456789abcd	01111111
sdr t0, 0x1(r0)	1	0xcdefXXXXXXXXXXXXX	11000000	0x23456789abcdefXX	11111110
sdr t0, 0x2(r0)	2	0xabcdefXXXXXXXXXX	11100000	0x456789abcdefXXXX	11111100
sdr t0, 0x3(r0)	3	0x89abcdefXXXXXXXX	11110000	0x6789abcdefXXXXXX	11111000
sdr t0, 0x4(r0)	4	0x6789abcdefXXXXXX	11111000	0x89abcdefXXXXXXXX	11110000
sdr t0, 0x5(r0)	5	0x456789abcdefXXXX	11111100	0xabcdefXXXXXXXXXX	11100000
sdr t0, 0x6(r0)	6	0x23456789abcdefXX	11111110	0xcdefXXXXXXXXXXXXX	11000000
sd t0, 0x0(r0)	0	0x0123456789abcdef	11111111	0x0123456789abcdef	11111111

Table A.2 Endian Examples, 64-bit Implementation (Continued)

Endianess

Lower Address Bit Generation

Figure B-1 shows a Verilog example of how the lower address bits can be generated for use with a SysAD interface. Note that this case requires that only the default EB_BE patterns are used.

Figure B-1 Example of Generating Low Address Bit

.

Revision History

Change bars (vertical lines) in the margins of this document indicate significant changes in the document since its last release. Change bars are removed for changes that are more than one revision old.

This document may refer to Architecture specifications (for example, instruction set descriptions and EJTAG register definitions), and change bars in these sections indicate changes since the previous version of the relevant Architecture document.

Revision	Date	Description
01.00	01 March 2000	First official release.
01.01	04 July 2000	Added revision history and changed page 2, footer and the setup for conversion to pdf format.
01.02	09 October 2000	Removed copyright notice from footer.
01.03	18 December 2000	Converted document to new template. Editorial changes only.
01.04	17 August 2001	Added EB_EWBE waveforms and description.
01.05	25 February 2002	Minor addition to EB_EWBE/EB_WWBE description.
01.06	26 January 2006	Converted to the new RFM template. Added note about adding wait states during a burst