intel®

Recommended JTAG Circuitry for Debug with Intel[®] Xscale[™] Microarchitecture

Application Note

June 2001

Document Number: 273538-001

Recommended JTAG Circuitry for Debug with Intel[®] Xscale[™] Microarchitecture



Information in this document is provided in connection with Intel[®] products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel[®] XScale[™] microarchitecture may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com.

Copyright© Intel Corporation, 2001

AlertVIEW, i960, AnyPoint, AppChoice, BoardWatch, BunnyPeople, CablePort, Celeron, Chips, Commerce Cart, CT Connect, CT Media, Dialogic, DM3, EtherExpress, ETOX, FlashFile, GatherRound, i386, i486, iCat, iCOMP, Insight960, InstantIP, Intel, Intel logo, Intel386, intel486, Intel740, IntelDX2, IntelDX4, IntelSX2, Intel ChatPad, Intel Create&Share, Intel Dot.Station, Intel GigaBlade, Intel Insuiness, Intel Inside, Intel Inside logo, Intel NetBurst, Intel NetStructure, Intel Play, Intel Play, Iogo, Intel Pocket Concert, Intel SingleDriver, Intel StrataFlash, Intel TeamStation, Intel WebOutfitter, Intel Xeon, Intel XScale, Itanium, JobAnalyst, LANDesk, LanRover, MCS, MMX, MMX logo, NetPort, NetportExpress, Optimizer logo, OverDrive, Paragon, PC Dads, PC Parents, Pentium, Pentium II Xeon, Pentium III Xeon, Performance at Your Command, ProShare, RemoteExpress, Screamline, Shiva, SmartDie, Solutions960, Sound Mark, StorageExpress, The Computer Inside, The Journey Inside, This Way In, TokenExpress, Trillium, Vivonic, and VTune are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

*ARM and StrongARM are registered trademarks of ARM, Ltd.



intہ Reco Contents

6.0	.0 References			
	5.1 5.2	Macraigor Raven* and Wind River Systems visionPROBE* / visionICE* ARM* Multi-ICE*	8 8	
5.0 Ha		Hardware Requirements		
4.0	System Requirements			
3.0	JTAG Signals / Header			
2.0	Requ	uirements	5	
1.0	Introduction			

Figures

1	JTAG Header	.6
2	Example JTAG Signals at Power-Up	.7
3	Example JTAG Signals at Debug Start-Up	.7
4	Example Power-Up Circuit for nTRST	.8

Tables

Recommended JTAG Circuitry for Debug with Intel[®] Xscale[™] Microarchitecture Contents



Revision History

Date	Revision	Description
June 2001	001	Initial release.



1.0 Introduction

Certain restrictions exist in order to use JTAG based debuggers with the Intel[®] XScaleTM microarchitecture (ARM* Architecture compliant). This is primarily due to the Tap Controller reset requirements of the Intel[®] 80200 processor with Intel[®] XScaleTM microarchitecture and the reset requirements of specific JTAG debuggers. The following sections outline these requirements along with suggestions for circuitry to alleviate potential problems.

2.0 Requirements

The Intel[®] 80200 processor with Intel[®] XScale[™] microarchitecture, like many others, requires that nTRST (Tap Reset) is asserted low during power up for at least 32 core clock cycles. This is to ensure a fully initialized boundary scan chain. Failure to comply with this requirement may result in spurious behavior of the application.

The ARM* Multi-ICE* JTAG debugger requires that nTRST is always weakly pulled high. This requirement stems from the fact that the debugger can only assert nTRST (drive low). Both reset signals coming from the Multi-ICE (nTRST and nSRST) are open collector and must be weakly pulled high in order to avoid unintentional resets (System or TAP).

Recommended JTAG Circuitry for Debug with Intel[®] Xscale[™] Microarchitecture JTAG Signals / Header



3.0 JTAG Signals / Header

Figure 1 is the pin definition (20-pin standard ARM connector) for JTAG (See specific Product Design Guide for part number information).

Figure 1. JTAG Header

VTref Vsupply 1 2 nTRST 3 4 GND 5 GND TDI 6 TMS 7 8 GND TCK 9 10 GND RTCK 11 12 GND TD0 13 14 GND nSRST 15 GND 16 DBGRQ GND 17 18 DGBACK 19 20 GND A8982-01

The ARM Multi-ICE debugger along with the Macraigor Raven* and Wind River Systems* visionPROBE* / visionICE* utilize this connector. The main difference to be noted is the specific implementation of nTRST for each debugger. The Macraigor Raven implementation actively drives nTRST (high and low). The Wind River Systems visionPROBE / visionICE can configure nTRST active or open collector (only drive low). ARM Multi-ICE is configured as open collector only.



4.0 System Requirements

In order to successfully invoke a debug session, the JTAG debug unit must be able to control nTRST and nSRST independently. The nTRST signal allows the debugger to get the TAP controller in a known state. The nSRST signal allows the debugger to control system/processor reset in order to download the debug handler via the JTAG interface. See Figure 2, "Example JTAG Signals at Power-Up and Figure 3, "Example JTAG Signals at Debug Start-Up.

Note: Figure 2 and Figure 3 are examples and do not reflect actual signal timings.





Figure 3. Example JTAG Signals at Debug Start-Up



Recommended JTAG Circuitry for Debug with Intel[®] Xscale[™] Microarchitecture Hardware Requirements



5.0 Hardware Requirements

Due to the conflicting requirements of Multi-ICE and the Intel[®] 80200 processor, it is necessary to incorporate a circuit that can drive nTRST low at power up and weakly pull it high at all other times. This section details the circuits required for nTRST when using the Macraigor Raven, Wind River Systems visionPROBE / visionICE, and ARM Multi-ICE.

Note: This section does not discuss circuitry needed for nSRST, due to varying system level requirements.

5.1 Macraigor Raven* and Wind River Systems visionPROBE* / visionICE*

Both the Macraigor Raven and Wind River Systems visionPROBE / visionICE (when configured as active) do not require any special power-up circuitry. Simply, the requirement is that nTRST is weakly pulled down at the processor. It is suggested that the value of the pull-down resistor is $10k\Omega$ or greater. The value of this resistor should be confirmed with the JTAG debugger manufacturer to ensure optimal performance.

5.2 ARM* Multi-ICE*

The ARM Multi-ICE debugger requires special power-up circuitry due to the open collector implementation of the nTRST signal. This power-up circuit must ensure that nTRST is asserted (low) at power on and weakly pulled high thereafter. See Figure 4, "Example Power-Up Circuit for nTRST. This circuit is a universal solution and will work with other JTAG debug systems.



Figure 4. Example Power-Up Circuit for nTRST



6.0 References

- 1. Multi-ICE System Design Considerations Application Note 72 (http://www.arm.com/)
- 2. Intel® 80310 I/O Processor Chipset with Intel® XScale™ Microarchitecture Design Guide (http://developer.intel.com/design/iio/docs/iop310.htm)
- 3. Intel® 80200 Processor Evaluation Platform Board Schematics (http://proto-cps.jf.intel.com/design/iio/docs/iop310.htm)
- 4. Max811/812 Datasheet (http://www.maxim-ic.com/)





This page intentionally left blank.