SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 SDLS165 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS OCTOBER 1975-REVISED MARCH 1988

- Choice of 8 Latches or 8 D-Type Flip-Flops In a Single Package
- 3-State Bus-Driving Outputs
- Full Parallel-Access for Loading
- Buffered Control Inputs
- Clock/Enable Input Has Hysteresis to Improve Noise Rejection ('S373 and 'S374)
- P-N-P Inputs Reduce D-C Loading on Data Lines ('S373 and 'S374)

LS373, 'S373

OUTPUT ENABLE	ENABLE LATCH	D	OUTPUT
L	н	н	н
L /	∽н	L	L
L '	L	х	0 ₀
н	x	Х	Z

LS374, S374 FUNCTION TABLE

	CLOCK	D	OUTPUT
L	1	н	н
L	1	L	L
L	L	х	<u>0</u> 0
н	x	X	z

description


These 8-bit registers feature three-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance third state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the 'LS373 and 'S373 are transparent D-type latches meaning that while the , enable (C) is high the Q outputs will follow the data (D) inputs. When the enable is taken low the output will be latched at the level of the data that was set up.

SN54LS373, SN54LS374, SN54S373, SN54S374...J OR W PACKAGE SN74LS373, SN74LS374, SN74S373, SN74S374...DW OR N PACKAGE (TOP VIEW)

1 U 2 3 4 5 6 7 8 9 10	20 19 18 17 16 15 14 13 12 11	Vcc 80 70 70 60 50 50 ct
10	11	

SN54LS373. SN54LS374, SN54S373, SN54S374...FK PACKAGE




¹C for 'LS373 and 'S373; CLK for 'LS374 and 'S374.


PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN54LS373, SN54LS374, SN74LS373, SN74LS374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS



'LS374





SN54LS373, SN54LS374, SN74LS373, SN74LS374 Octal D-type transparent latches and EDGE-TRIGGERED FLIP-FLOPS

Supply voltage, V _{CC} (see Note 1)			-	-						-	•		•				•		,		. 7 V
Input voltage						•															7 V
Off-state output voltage									-	-			-			-					5.5 V
Operating free-air temperature range: SN54LS'			-					•						•					·55°	'C te	o 125°C
SN74LS'						-	-		-					-					(з°с	to 70°C
Storage temperature range	•	•	•	•	•	·	•	•	•	•		•		•	•	•		-	·65`	'C te	⊳ 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

				SN54LS	\$'		SN74LS	S.	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	v
∨он	High-level output voltage				5.5			5.5	V
юн	High-level output current				- 1			- 2.6	mA
10 L	Low-level output current		-	•	12			24	mA
tw	Pulse duration	CLK high	15			15			ns
***		CLK low	15			15			113
•	Data setup time	'L\$373	5			51			
tsu		'L\$374	20	t		201			ns
+.	Data hold time	'L\$373	20			201			···
t _h		'LS374 †	5	1		01			ns
ТА	Operating free-air temperature	· · · · · ·	- 55		125	0		70	°C

[†]The th specification applies only for data frequency below 10 MHz. Designs above 10 MHz should use a minimum of 5 ns. (Commercial only)

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	750			1	SN54LS	ľ		SN74LS	, ,	
	· 000000150	163		NS '	MIN	TYPI	MAX	MIN	TYP‡	MAX	ΤΙΝΟ
v _{ін}	High-level input voltage				2			2			v
VIL.	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage	V _{CC} = MIN,	l ₁ = –18 mA		<u> </u>		-1.5				v
v _{он}	High-level output voltage	V _{CC} = MIN, VIL = VILmax,			2.4	3.4		2,4	3.1		v
VOL	Low-level putput voltage	V _{CC} = MIN, V _{fL} = V _{LL} max		I _{OL} = 12 mA		0.25	0.4		0.25	0,4	v
IOZH	Off-state output current, high-level voltage applied	V _{CC} = MAX, V _O = 2.7 V	-				20			20	μA
^I OZL	Off-state output current, low-level voltage applied	V _{CC} = MAX, Vo ≈ 0.4 V	V _{IH} = 2 V,	·			20			-20	μΔ
ŧį	Input current at maximum input voltage	V _{CC} = MAX,	V ₁ = 7 V			<u>.</u>	0.1			0,1	mA
лн	High-level input current	V _{CC} = MAX,	V ₁ = 2.7 V				20	†		20	μA
lιĽ	Low-level input current	V _{CC} = MAX,	V ₁ = 0.4 V		 		-0.4			-0.4	mA
1 <u>0</u> 5	Short-circuit output current\$	V _{CC} = MAX			-30		-130	-30		-130	mΑ
	Supply current	V _{CC} = MAX, Output control	at 4,5 V	'LS373 'LS374		24 27	40 40		24 27	40 40	mA

[†] For conditions shown as MIN or MAX, use the appropriats value specified under recommended operating conditions. †All typical values are at V_{CC} = 5 V, T_A = 25°C. §Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.



.__. .

SN54LS373, SN54LS374, SN74LS373, SN74LS374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

	FROM	то		1	'LS373			'LS374		UNIT
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	түр	MAX	MIN	TYP	MAX	
fmax							35	50		MHz
tPLH					12	18				ns
^t PHL	Data	Any Q	$-C_{L} = 45 \text{ pF}, R_{L} = 667 \Omega$		12	18				11.5
^t PLH	Clock or				20	30		15	28	ns
^t PHL	enable	Any Q	See Notes 2 and 3		18	30		19	28	
^t PZH	Output				15	28		20	26	ns
tPZL	Control	Any Q			25	36		21	28	113
tPHZ	Output Control	Αηγ Ο	C _L = 5 pF, R _L = 667 Ω See Note 3		15	25		15	28	ns
tPLZ	Output Control	Any Q			12	20		12	20	ns

switching characteristics, $V_{CC} = 5 V$, $T_A = 25 °C$

NOTES: 2. Maximum clock frequency is tested with all outputs loaded.

3. Load circuits and voltage waveforms are shown in Section 1.

fmax = maximum clock frequency

tPLH = propagation delay time, low-to-high-level output tPHL = propagation delay time, high-to-low-level output

 $t_{PZH} = output enable time to high level$

 $t_{PZL} \equiv output enable time to low level$


tPHZ = output disable time from high level


tpLZ = output disable time from low level



SN54S373, SN54S374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

schematic of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	• • •	•	•	٠	•	•	•	٠	•	•	•		٠	•	7
Input voltage															5.5
Off-state output voltage					÷		-								5.6
Operating free-air temperature range:															
	SN74S'														0°C to 70
Storage temperature range														-6	5°C to 150

recommended operating conditions

			SN54S'			SN745'		
·····		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	•••	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, VOH				5.5			5.5	V
High-level output current, IOH				-2			-6.5	mA
	High	6		_	6			
Width of clock/enable pulse, t _W	Low	7.3			7.3			- ns
	'S373	01	····		01			
Data setup time, t _{su}	'5374	5†			5†			ns
Deer belet store a	' \$373	101			101			
Data hold time, t _h	'5374	2†			21			ns
Operating free-air temperature, TA		~55		125	0		70	^C



SN54S373, SN54S374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

electrical characteristics over recommended operating free-air temperature range (unless otherwise	è
noted)	

PARAMETER		TEST CO	DNDITIONS [†]		MIN	TYP	MAX	UNIT
ViH					2			V
VIL						- <u>-</u>	0.8	V
VIK	$V_{CC} = MIN,$	lı = -18 mA				_	- 1.2	V
VOH SN54S'	$V_{CC} = MIN,$	V _{IH} = 2 V,	V _{IL} = 0.8 V,	IOH = MAX	2.4	3.4		v
V _{OL}	V _{CC} = MIN,	V _{IH} = 2 V,	V _{IL} = 0.8 V,	I _{OL} = 20 mA	2.4	5.1	0.5	v
lozh	$V_{CC} = MAX,$	VIH = 2 V,	Vo = 2.4 V				50	μA
10ZL	VCC = MAX,	$V_{IH} = 2 V_{.}$	$V_0 = 0.5 V$				- 50	μA
l	$V_{CC} = MAX_{r}$	V1 = 5.5 V					1	mA
1 _{IH}	$V_{CC} = MAX,$	VI = 2.7 V					50	μA
ΙL	$V_{CC} = MAX,$	V _I = 0.5 V					- 250	μA
los [§]	V _{CC} = MAX				- 40		- 100	mA
				outputs high			160	
ĺ		'S373		outputs low			160	1
				outputs disabled			190	1
ICC	$V_{CC} = MAX$			outputs high			110	mA
		'S374		outputs low			140	
	:	5374		outputs disabled			160	1
	-		CLK and OC a	it 4 V, D inputs at 0 V			180	

^TFor conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$.

Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	FROM	то		'S	5373			'S374		
FADAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN T	TYP	MAX	MIN	ТҮР	MAX	UNIT
fmax							75	100		MHz
^t PLH	Data	40	7		7	12				
^t ₽HL	vata	Any Q			7	12	1			ns
tPLH	Clock or		$C_L = 15 \text{pF}, R_L = 280 \Omega,$ See Notes 2 and 4		7	14	<u> </u>	8	15	
tPHL	enable	Any Q			12	18	<u> </u>	11	17	1 115
tPZH	Ουτρυτ				8	15		8	15	
^t PZL	Control	Any Q			11	18		11	18	ns
tPHZ	Output		$C_{L} = 5 pF$, $R_{L} = 280 \Omega$,		6	9	1	5	9	
IPLZ	Control	Any Q	See Note 3		8	12	<u> </u>	7	12	ns

NOTES: 2. Maximum clock frequency is tested with all outputs loaded.

4. Load circuits and voltage waveforms are shown in Section 1.

fmax = maximum clock frequency

tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

 $t_{PZH} = output$ enable time to high level


tpzL = output enable time to low level

 $t_{PHZ} = output disable time from high level$

tpLz = output disable time from low level



SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 Octal D-Type transparent latches and edge-triggered flip-flops





SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 Octal D-Type transparent latches and edge-triggered flip-flops


description (continued)

The eight flip-flops of the 'LS374 and 'S374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were setup at the D inputs.

Schmitt-trigger buffered inputs at the enable/clock lines of the 'S373 and 'S374 devices, simplify system design as ac and dc noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.


logic diagrams (positive logic)



⊥∏ for '\$373 only

Pin numbers shown are for DW, J, N, and W packages.

'LS374, 'S374 POSITIVE-EDGE-TRIGGERED FLIP-FLOPS



TEXAS VI INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated