## Dual FrequencySynthesizer

## Preliminary Technical Data

FEATURES
ADF4210: $550 \mathrm{MHz} / 1.2 \mathrm{GHz}$
ADF4211: $550 \mathrm{MHz} / 2.0 \mathrm{GHz}$
ADF4212: $550 \mathrm{MHz} / 3.0 \mathrm{GHz}$
ADF4213: $\quad 1.0 \mathrm{GHz} / 2.5 \mathrm{GHz}$
+2.7 V to +5.5 V Power Supply
Programmable Dual Modulus Prescaler
Programmable Charge Pump Currents
3-Wire Serial Interface
Digital Lock Detect
Power Down Mode

## APPLICATIONS

PortableWireless Communications (PCS/ PCN, Cordless) Cordless and Cellular Telephone Systems Wireless Local Area Networks (WLANs)

## ADF4210/ADF4211/ADF4212/ADF4213

## GENERAL DESCRIPTION

The ADF4210/ADF4211/ADF4212/ADF4213 is a dual frequency synthesizer which can be used to implement local oscillators in the up-conversion and down-conversion sections of wireless receivers and transmitters. They can provide the LO for both the RF and IF sections. They consist of a low-noise digital PFD (Phase Frequency Detector), a precision charge pump, a programmable reference divider, programmable A and B counters and a dual-modulus prescaler $(P / P+1)$. The $A(6$-bit) and $B$ (12-bit) counters, in conjunction with the dual modulus prescaler ( $\mathrm{P} / \mathrm{P}+1$ ), implement an N divider ( $\mathrm{N}=$ $B P+A$ ). In addition, the 15 -bit reference counter ( $R$ Counter), allows selectable REFIN frequencies at the PFD input. A complete PLL (Phase-Locked Loop) can be implemented if the synthesizers are used with an external loop filter and VCO's (Voltage Controlled Oscillators) Control of all the on-chip registers is via a simple 3 -wire interface. The devices operate with a $3 \mathrm{~V}( \pm 10 \%)$ or $5 \mathrm{~V}( \pm 10 \%)$ power supply and can be powered down when not in use.


REV.PrD
$\left(V_{D D}=+3 \mathrm{~V} \pm 10 \%,+5 \mathrm{~V} \pm 10 \% ; V_{P}=V_{D D}, 5 \mathrm{~V} \pm 10 \%\right.$; $G N D=0 V ; R_{\text {SEI }}=4.7 \mathrm{k} \Omega ; \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ unless otherwise



NOTES
1 Operatingtemperaturerangeisasfollows: B Version: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
2 Thephasenoiseismeasured withtheEVAL-ADF421XEB EvaluationBoard andtheH P8562E SpectrumAnalyzer. T hespectrum analyzer providestheREFIN forthesynthesizer. (f fEF . 2 . $=10 \mathrm{M}$ Hz@ OdBm)
3. $f_{\text {REFIN }}=10 \mathrm{M} \mathrm{Hz;} f_{\text {PFD }}=200 \mathrm{kHz}$; Offsetfrequency $=1 \mathrm{kHz;} f_{\mathrm{RF}}=540 \mathrm{M} \mathrm{Hz} ; \mathrm{N}=2700 ;$ Loop B/W $=20 \mathrm{kHz}$
4. $\quad f_{\text {REFIN }}=10 \mathrm{M} \mathrm{Hz;} f_{\text {PFD }}=200 \mathrm{kHz}$; Offsetfrequency $=1 \mathrm{kHz} ; \mathrm{f}_{\mathrm{RF}}=900 \mathrm{M} \mathrm{Hz;} \mathrm{~N}=4500 ;$ Loop B/W $=12 \mathrm{kHz}$
5. $f_{\text {REFIN }}=10 \mathrm{M} \mathrm{Hz} ; f_{\text {PFD }}=30 \mathrm{kHz}$; Offsetfrequency $=1 \mathrm{kHz;} \mathrm{f}_{\text {RF }}=836 \mathrm{M} \mathrm{Hz} ; \mathrm{N}=27867 ;$ L oop B/N $=3 \mathrm{kHz}$
6. $f_{\text {REFIN }}=10 \mathrm{M} \mathrm{Hz;} f_{\text {PFD }}=200 \mathrm{kHz} ;$ Offsetfrequency $=1 \mathrm{kHz;} \mathrm{f}_{\text {RF }}=1880 \mathrm{M} \mathrm{Hz;} \mathrm{~N}=9400 ;$ Loop B/W $=20 \mathrm{kHz}$
7. $f_{\text {REFIN }}=10 \mathrm{M} \mathrm{Hz} ; f_{\text {PFD }}=10 \mathrm{kH}$ z; Offsetfrequency $=250 \mathrm{~Hz} ; f_{\text {RF }}=1880 \mathrm{M} \mathrm{Hz;} N=188000$; L oop B $N=1 \mathrm{kHz}$
8. $f_{\text {REFIN }}=10 \mathrm{M} \mathrm{Hz;} ; f_{\text {PFD }}=200 \mathrm{kHz} ;$ Offsetfrequency $=1 \mathrm{kHz} ; f_{R F}=1960 \mathrm{M} \mathrm{Hz} ; N=9800 ;$ Loop B $/ \mathrm{W}=20 \mathrm{kHz}$

Specificationssubjecttochangewithoutnotice.

CHIP LAYOUT


Preliminary Technical Data

## TMMINGCHARACTERISTICS

| Parameter | Limitat $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ (B Version) | $\left(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} 10 \%,+3 \mathrm{~V} \pm 10 \% ; \mathrm{CND}=0 \mathrm{~V}\right.$, unless otherwise noted) |  |
| :---: | :---: | :---: | :---: |
|  |  | Units | TestC onditions/Comments |
| $\mathrm{t}_{1}$ | 50 | ns min | DATA to CLOCK Set Up Time |
| $\mathrm{t}_{2}$ | 10 | ns min | DATA to CLOCK Hold Time |
| $\mathrm{t}_{3}$ | 50 | ns min | CLOCK High Duration |
| $\mathrm{t}_{4}$ | 50 | $n \mathrm{n}$ min | CLOCK Low Duration |
| $\mathrm{t}_{5}$ | 50 | ns min | CLOCK to LE Set Up Time |
| $\mathrm{t}_{6}$ | 50 | $n \mathrm{n}$ min | LE Pulse Width |
| NOTE <br> Guaranteed by | but not Productio |  |  |



Figure 1. Timing Diagram

ABSOLUTE MAXIMUM RATINGS ${ }^{1,2}$
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted)
$V_{D D}$ to GND . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to +7 V
$V_{p}$ to GND . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to +7 V

Digital I/O Voltage to GND ......... -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
Analog I/O Voltage to GND ......... -0.3 V to $\mathrm{V}_{\mathrm{P}}+0.3 \mathrm{~V}$
Operating T emperature Range
Industrial (B Version) .................. $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range ............ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
M aximum Junction Temperature ................. $+150^{\circ} \mathrm{C}$
TSSOP $\theta_{\text {JA }}$ Thermal Impedance ............... TBD ${ }^{\circ} \mathrm{C} / \mathrm{W}$

Lead Temperature, Soldering
Vapor Phase (60 sec) . . . . . . . . . . . . . . . . . . . . . . . . $+215^{\circ} \mathrm{C}$
Infrared (15 sec) . . . . . . . . . . . . . . . . . . $220^{\circ} \mathrm{C}$

1. Stresses above those listed under "Absolute M aximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. This device is a high-performance RF integrated circuit with an ESD rating of $<2 \mathrm{kV}$ and it is ESD sensitive. Proper precautions should be taken for handling and assembly.

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this device features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


## ORDERING GUIDE

| Model | Temperature Range | Package Option* |
| :---: | :---: | :---: |
| ADF4210BRU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | RU-16 |
| ADF4210BCHIPS | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| ADF4211BRU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | RU-16 |
| ADF4211BRCHIPS | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| ADF4212BRU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | RU-16 |
| ADF4212BCHIPS | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| ADF 4213BRU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | RU-16 |
| ADF 4213BRCHIPS | - $40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |

## Preliminary Technical Data

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 2. ADF4210 Phase Noise


Figure 4. ADF4211 Phase Noise (GSM902)
$\square$
Figure 6. ADF4211 Phase Noise (CDMA836)


Figure 3. ADF4210 Reference Spurs


Figure 5. ADF4211 Reference Spurs (GSM902)


Figure 7. ADF4211 Reference Spurs (CDMA836)

## Preliminary Technical Data

ADF4210/ADF4211/ADF4212/ADF4213

## TYPICAL PERFORMANCE CHARACTERISTICS (continued)



Figure 8. ADF4212 Phase Noise (GSM 1880)


Figure 10. ADF4212 Phase Noise (CDMA1880)
$\square$
Figure 12. ADF4212 Phase Noise (WCDMA1960)


Figure 9. ADF4212 Reference Spurs (GSM 1880)


Figure 11. ADF4212 Reference Spurs (CDMA1880)


Figure 13. ADF4212 Reference Spurs (WCDMA1960)

## Preliminary Technical Data

TYPICAL PERFORMANCE CHARACTERISTICS (continued)


Figure 14. ADF4210 Phase Noise Floor vs PFD Frequency


Figure 16. ADF4212 Phase Noise Floor vs PFD Frequency


Figure 18.


Figure 15. ADF4211 Phase Noise Floor vs PFD Frequency


Figure 17.ADF4213 Phase Noise Floor vs PFD Frequency
$\square$

Figure 19

## PIN DESCRIPTION

| Mnemonic | Function |
| :---: | :---: |
| Vcc1 | Positive power supply for the RF section. A 0.1 uF capacitor should be connected between this pin and GND. Vccl has a value $+5 \mathrm{~V} 10 \%$ or $3 \mathrm{~V} 10 \%$. Vcc1 must have the same potential as Vcc 2 . |
| Vp1 | RF Charge Pump Power Supply. This should be greater than or equal to $\mathrm{V}_{\text {cc }} 1$. |
| $C P_{\text {RF }}$ | RF Charge Pump Output. This is normally connected to a loop filter which drives the input to an external VCO. |
| DGND RF | Digital Ground for the RF digital circuitry. |
| $R F_{\text {IN }}$ | Input to the RF Prescaler. This small signal input is normally taken from the VCO. |
| AGND RF | Analog Ground for the RF analog circuitry. |
| FLo | M ultiplexed output of RF/IF programmable or reference dividers, RF/IF fastlock mode. CM OS output. |
| REF ${ }_{\text {IN }}$ | Reference Input. This is a CMOS input with a nominal threshold of $V_{D D} / 2$ and an equivalent input resistance of $100 \mathrm{k} \Omega$. This input can be driven from a TTL or CMOS crystal oscillator. |
| DGND ${ }_{\text {IF }}$ | Digital Ground for the IF digital, interface and control circuitry |
| MUXOUT | This multiplexer output allows either the IF/RF Lock Detect, the scaled RF, scaled IF or the scaled Reference Frequency to be accessed externally. |
| CLK | Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into the 22 -bit shift register on the CLK rising edge. This input is a high impedance CMOS input. |
| D ATA | Serial Data Input. The serial data is loaded MSB first with the two LSBs being the control bits. This input is a high impedance CMOS input. |
| LE | Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one of the four latches, the latch being selected using the control bits. |
| $\mathrm{R}_{\text {SET }}$ | Connecting a resistor to this pin sets the maximum charge pump output current. With $\mathrm{R}_{\mathrm{SET}}=4.7 \mathrm{k} \Omega$, $I_{\text {CP } \max }=5 \mathrm{~mA}$. |
| AGND ${ }_{\text {IF }}$ | Analog Ground for the IF analog circuitry. |
| $I_{\text {IN }}$ | Input to the RF Prescaler. This small signal input is normally taken from the VCO. |
| D G N D ${ }_{\text {IF }}$ | Digital Ground for the IF digital,interface and control circuitry |
| $C P_{\text {IF }}$ | IF Charge Pump Output. This is normally connected to a loop filter which drives the input to an external VCO. |
| Vp2 | IF Charge Pump Power Supply. This should be greater than or equal to $\mathrm{V}_{\mathrm{cc}} 2$. |
| Vcc2 | Positive power supply for the IF section. A 0.1uF capacitor should be connected between this pin and GND. Vcc1 has a value $+5 \mathrm{~V} \pm 10 \%$ or $3 \mathrm{~V} \pm 10 \%$. Vcc1 must have the same potential as Vcc1. |

PIN CONFIGURATION


## Preliminary Technical Data

## CIRCUIT DESCRIPTION

INPUT SHIFT REGISTER
The functional block diagram for the ADF4210 family is shown on page 1. The main blocks include a 22 -bit input shift register, two 15 -bit R counters and two N counters (15 bit resloution for the IF and 18 bit resolution for the RF). Data is clocked into the 24-bit shift register on each rising edge of CLK. The data is clocked in M SB first. Data is transferred from the shift register to one of four latches on the rising edge of LE. The destination latch is determined by the state of the two control bits (C2, C1) in the shift register. These are the two Isb's DB1, DB0 as shown in the timing diagram of Figure 1. The truth table for these bits is shown in Table 1.

## PROGRAMMABLE REFERENCE (R) COUNTER

If control bits $\mathrm{C} 2, \mathrm{C} 1$ are 0,0 then the data is transferred from the input shift register to the 14 Bit IFR counter. If the control bits 1,0 then the data is transferred to the 14 Bit RFR counter Tables 2 a and 2 b shows the input shift register data format for the IF and RF R conters and Table 3 shows the divide ratios possible.

Table 1. C2, C1 Truth Table

| Control Bits |  | Data Latch |  |
| :--- | :---: | :--- | :---: |
| $\mathbf{C 2}$ | C $\mathbf{1}$ | IF R Counter |  |
| 0 | 0 | IF N Counter (A and B) |  |
| 0 | 1 | RF R Counter |  |
| 1 | 0 | RF N Counter |  |
| 1 | 1 |  |  |

Table 2a. IF R Counter

| IF CP Current Setting |  |  | IF $\mathrm{F}_{0}$ |  |  |  |  | 14-Bit Reference Counter |  |  |  |  |  |  |  |  |  |  |  |  |  | Control Bits |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB23 | DB22 | DB21 | DB20 | DB19 | DB18 | DB17 | DB16 | DB15 | DB14 | DB13 | DB12 | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| IF CPI 2 | IF CPI 1 | IF CPI 0 | P4 | P3 | P2 | P1 |  | R14 | R13 | R12 | R11 | R10 | R9 | R8 | R7 | R6 | R5 | R4 | R3 | R2 | R1 | C2 (0) | C1 (0) |

Table 2b. RF R Counter

| RF CP Current Setting |  |  | $\begin{aligned} & \pi \\ & \pi \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \quad 0 \\ & 0 \\ & 0 \\ & \stackrel{0}{0} \\ & \stackrel{0}{0} \\ & \underset{\sim}{n} \end{aligned}$ |  |  |  | 14-Bit Reference Counter |  |  |  |  |  |  |  |  |  |  |  |  |  | Control Bits |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB23 | DB22 | DB21 | DB20 | DB19 | DB18 | DB17 | DB16 | DB15 | DB14 | DB13 | DB12 | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| RF CPI2 | RF CPI 1 | RF CPIO | P12 | P11 | P10 | P9 | R15 | R14 | R13 | R12 | R11 | R10 | R9 | R8 | R7 | R6 | R5 | R4 | R3 | R2 | R1 | C2(1) | C1 (0) |

Table 3. IF/RF R Counter Divide Ratios

| Divide Ratio | $\mathbf{R 1 4}$ | $\mathbf{R 1 3}$ | $\mathbf{R 1 2}$ | $\mathbf{R 1 1}$ | $\mathbf{R 1 0}$ | $\mathbf{R 9}$ | $\mathbf{R 8}$ | $\mathbf{R 7}$ | $\mathbf{R 6}$ | $\mathbf{R 5}$ | $\mathbf{R 4}$ | R3 | R2 | R1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ |  |
| $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ |
| 16382 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 16383 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

## NOTES

1. Divideratio: 1 to 16383

## Preliminary Technical Data

ADF4210/ADF4211/ADF4212/ADF4213

## PROGRAMMABLE N COUNTER

If control bits C2, C1 are 0, 1 then the data in the input register is used to program the IFN $(A+B)$ counter. If the control bits 1,1 then the data is transferred to the RFN counter. The $N$ counter consists of a 6 -bit swallow counter (A counter) and 12-bit programmable counter (B counter). Table 4 shows the input register data format for programming the N counters. Table 5 and 6 show the truth table for the RF and IF A counters. Table 7 is the truth table for the RF/IF B counter.

## Pulse Swallow Function

The A and B counters, in conjunction with the dual modulus prescaler make it possible to generate output frequencies which are spaced only by the Reference Frequency divided by R. The equation for the VCO frequency is as follows:

$$
f_{V C O}=[(P \times B)+A] \times f_{R E F I N} / R
$$

$f_{\text {vco: }}$ Ouput Frequency of external voltage controlled oscillator (VCO).
P: Preset modulus of dual modulus prescaler.
B: $\quad$ Preset Divide Ratio of binary 12-bit counter (3
A: Preset Divide Ratio of binary 6-bit swallow counter.
$f_{\text {REFIN }}$ : Ouput frequency of the external reference frequency oscillator.
R: Preset divide ratio of binary 14-bit programmable reference counter (3 to 16383).

Table 4a. IF N Counter

|  | $\begin{aligned} & 00 \\ & 000 \\ & \sum_{3}^{0} \sum_{0}^{0} \pi \end{aligned}$ |  |  | 12-Bit B Counter |  |  |  |  |  |  |  |  |  |  |  | 6-Bit A Counter |  |  |  |  |  | ControlBits |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB23 | DB22 | DB21 | DB20 | DB19 | DB18 | DB17 | DB16 | DB15 | DB14 | DB13 | DB12 | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|  | P8 | P7 | P6 | B12 | B11 | B10 | B9 | B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | A6 | A5 | A4 | A3 | A2 | A 1 | C2(0) | C1(1) |

Table 4b. RF N Counter

|  |  |  |  | 12-Bit B Counter |  |  |  |  |  |  |  |  |  |  |  | 6-Bit A Counter |  |  |  |  |  | $\underset{\text { Bits }}{\text { Control }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB23 | DB22 | DB21 | DB20 | DB19 | DB18 | DB17 | DB16 | DB15 | DB14 | DB13 | DB12 | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|  | P16 | P15 | P14 | B12 | B11 | B10 | B9 | B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | A6 | A5 | A4 | A3 | A2 | A 1 | C2(1) | C1 (1) |

Table 5. RF Swallow Counter (A Counter)

| Divide Ratio | A6 | A5 | $\mathbf{A 4}$ | A3 | A2 | A1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ |
| 127 | 1 | 1 | 1 | 1 | 1 | 1 |
| NOTES |  |  |  |  |  |  |
| 1. Divideratio: Oto 127. |  |  |  |  |  |  |
| 2.B B isgreater than orequal toA |  |  |  |  |  |  |

Table 6. IF Swallow C ounter (A Counter)

| Divide Ratio | A6 | A5 | A4 | A3 | A2 | A1 |
| :---: | ---: | ---: | ---: | :---: | :---: | :---: |
| 0 | X | X | 0 | 0 | 0 | 0 |
| 1 | X | X | 0 | 0 | 0 | 1 |
| $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ |
| 15 | X | X | 1 | 1 | 1 | 1 |

NOTES

1. Divideratio: 0 to 15
2. B isgreater than or equal to A
3.X equalsdontcarecondition.

Table 7. B Counter Divide Ratio

|  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Divide Ratio | N17 | N16 | N15 | N14 | N13 | N12 | N11 | N10 | N9 | N8 | N7 | N6 |
| 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ |
| $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ |
| 4095 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

## NOTES

1.D ivide ratios less than 3 are prohibited.
2.Divide ratio: 3 to 4095.
$3 . B$ is must be greater than or equal to $A$.

## IF Power Down

If P8 has been set to a "1" and P2 has been set to "0" (normal operation), then a synchronous power down is conducted in the IF section. The device will automatically put the IF charge pump into 3 -state and then complete the IF power down. See table 8.
If P8 has been set to a "1" and P2 has been set to "1" (normal operation), then an asynchronous power down is conducted in the IF section. The IF stage of the device will go into powerdown on the rising edge of LE which latches the "1" to the IF powerdown bit. See table 8.
Activation of either synchronous or asynchronous powerdown forces the IF loop's R and N dividers to their load state conditions and the IF ${ }_{\text {IN }}$ section is debiased to a high impedance state
The REF oscillator circuit is only disabled if both the IF and RF Powerdowns are set.
The IF section of the devicewill return to normal pow-ered-up operation immediately on LE latching a "0" to the IF powerdown bit (P8). See table 8.

## RF Power Down

If P16 has been set to a " 1 " and P10 has been set to " 0 " (normal operation), then a synchronous power down is conducted in the RF section. The device will automatically put the RF charge pump into 3 -state and then complete the RF power down. See table 8.
If P16 has been set to a "1" and P10 has been set to " 1 " (normal operation), then an asynchronous power down is conducted in the RF section. The RF stage of the device will go into powerdown on the rising edge of LE which latches the "1" to the RF powerdown bit. See table 8.
Activation of either synchronous or asynchronous powerdown forces the RF loop's R and N dividers to their load state conditions and the $\mathrm{RF}_{\mathrm{IN}}$ section is debiased to a high impedance state
The REF oscillator circuit is only disabled if both the IF and RF Powerdowns are set.

The RF section of the devicewill return to normal pow-ered-up operation immediately on LE latching a "0" to the RF powerdown bit (P16). See table 8.

Table 8. Power-Down Modes

| P10 <br> P2 | P16 <br> P8 | RF Mode <br> IF Mode |
| :---: | :---: | :--- |
| X | 0 | N ormal Operation |
| 0 | 1 | Synchronous Power-D own |
| 1 | 1 | Asynchronous Power-D own |

## MUXOUT Control

The on-chip multiplexer is controlled by P12, P11, P4, P3 on the ADF4210 Family.

Table 9. MUXOUT Control

| $\mathbf{P 1 2}$ | $\mathbf{P 1 1}$ | $\mathbf{P 4}$ | $\mathbf{P 3}$ | Muxout |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Logic low state |
| 0 | 0 | 0 | 1 | IF Analog Lock Detect |
| 0 | 0 | 1 | 0 | IF Reference Divider Output |
| 0 | 0 | 1 | 1 | IF N Divider Output |
| 0 | 1 | 0 | 0 | RF Analog Lock Detect |
| 0 | 1 | 0 | 1 | RF/IF Analog Lock Detect |
| 0 | 1 | 1 | 0 | IF Digital Lock Detect |
| 0 | 1 | 1 | 1 | Logic high state |
| 1 | 0 | 0 | 0 | RF Reference Divider |
| 1 | 0 | 0 | 1 | RF N Divider |
| 1 | 0 | 1 | 0 | 3-State Output |
| 1 | 0 | 1 | 1 | IF Counter Reset |
| 1 | 1 | 0 | 0 | RF Digital Lock Detect |
| 1 | 1 | 0 | 1 | RF/IF Digital Lock Detect |
| 1 | 1 | 1 | 0 | RF Counter Reset |
| 1 | 1 | 1 | 1 | IF and RF Counter Reset |
|  |  |  |  |  |

## IF Phase Detector Polarity

P1 sets the IF Phase Detector Polarity. When the IF VCO characteristics are positive this should be set to "1". When they are negative it should be set to " 0 ".

## RF Phase Detector Polarity

P9 sets the IF Phase Detector Polarity. When the RF VCO characteristics are positive this should be set to " 1 ". When they are negative it should be set to " 0 ".

## IF Charge Pump 3-State

P2 puts the IF charge pump into 3 -state mode when programmed to a " 1 ". It should be set to " 0 " for normal operation.

## RF Charge Pump 3-State

P10 puts the RF charge pump into 3 -state mode when programmed to a " 1 ". It should be set to " 0 " for normal operation.

## IF Prescaler Value

P7 and P6 in the IF A,B Counter Latch set the IF prescaler values. See Table 10.

## RF Prescaler Value

P15 and P14 in the RF A,B Counter Latch set the RF prescaler values. See Table 10.
NOTES

1. The prescaler value should be chosen so that the prescaler output frequency is always less than or equal to 125 MHz . Thus, with an RF frequency of 2 GHz , a prescaler value of $16 / 17$ is valid but a value of $8 / 9$ is not valid.

Preliminary Technical Data
ADF4210/ADF4211/ADF4212/ADF4213

Table 10. Prescaler Values

| P15 <br> P7 | P14 <br> P6 | Prescaler Value $^{\mathbf{1}}$ |
| :---: | :---: | :--- |
| 0 | 0 | $8 / 9$ |
| 0 | 1 | $16 / 17$ |
| 1 | 0 | $32 / 33$ |
| 1 | 1 | $64 / 65$ |

## IF Charge Pump Currents

IFCP2, IFCP1, IFCP0 program Current Setting for the IF charge pump. See Table 11.

## RF Charge Pump Currents

RFCP2, RFCP1, RFCP0 program Current Setting for the RF charge pump. See Table 11.

Table 11. Charge Pump Currents

| RFCP2 | RFCP1 | RFCP0 |  |
| :---: | :---: | :---: | :--- |
| IFCP2 | IFCP1 | IFCP0 | Output |
| 0 | 0 | 0 | 0.625 mA |
| 0 | 0 | 1 | 1.25 mA |
| 0 | 1 | 0 | 1.875 mA |
| 0 | 1 | 1 | 2.5 mA |
| 1 | 0 | 0 | 3.125 mA |
| 1 | 0 | 1 | 3.75 mA |
| 1 | 1 | 0 | 4.375 mA |
| 1 | 1 | 1 | 5.0 mA |

## IF Fastlock

The IF CP Gain bit of the IF N register in the ADF 4210 family is the Fastlock Enable Bit. Only when this is " 1 " is IF Fastlock enabled. When Fastlock is enabled, the IF CP current is set to it's maximum value. Also an extra loop filter damping resistor to ground is switched in using the $F L_{0}$ pin. thus compensating for the change in loop characteristics while in Fastlock. Since the IF CP Gain bit is contained in the IF N Counter, only one write is needed to both program a new output frequency and also initiate Fastlock. To come out of fastlock, the IF CP Gain bit on the IF N register must be set to " 0 ".

## RF Fastlock

The RF CP Gain bit of the RF $N$ register in the ADF4210 family is the Fastlock Enable Bit. Only when this is " 1 " is RF Fastlock enabled. When Fastlock is enabled, the RF CP current is set to it's
maximum value. Also an extra loop filter damping resistor to ground is switched in using the $F L_{0}$ pin. thus compensating for the change in loop characteristics while in Fastlock. Since the RF CP Gain bit is contained in the RF N Counter, only one write is needed to both program a new output frequency and also initiate Fastlock. To come out of fastlock, the RF CP Gain bit on the RF $N$ register must be set to "0".

Device Programming After Initial Power-Up.
After initially powering up the device, there are three ways to program the device.

